Analysis & Synthesis report for DE1_SoC
Sun Jun 07 18:55:43 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. State Machine - |DE1_SoC|keyboard_press_driver:keyboard|count
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 17. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated
 21. Parameter Settings for User Entity Instance: keyboard_press_driver:keyboard
 22. Parameter Settings for User Entity Instance: VGA_framebuffer:fb
 23. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 24. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 25. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 26. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 27. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 28. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 29. Parameter Settings for User Entity Instance: audio_codec:codec
 30. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 31. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 32. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 33. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for Inferred Entity Instance: VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0
 42. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div1
 44. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div2
 46. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div3
 47. Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Mod1
 48. altpll Parameter Settings by Entity Instance
 49. scfifo Parameter Settings by Entity Instance
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 52. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 53. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 54. Port Connectivity Checks: "VGA_framebuffer:fb"
 55. Port Connectivity Checks: "game_manager:control"
 56. Port Connectivity Checks: "keyboard_press_driver:keyboard"
 57. Port Connectivity Checks: "score_manager:my_score|score_display:ones"
 58. Port Connectivity Checks: "score_manager:my_score|score_display:tens"
 59. Port Connectivity Checks: "score_manager:my_score|score_display:hundreds"
 60. Port Connectivity Checks: "score_manager:my_score|score_display:high_ones"
 61. Port Connectivity Checks: "score_manager:my_score|score_display:high_tens"
 62. Port Connectivity Checks: "score_manager:my_score|score_display:high_hundreds"
 63. Port Connectivity Checks: "LFSR:rand_height"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 07 18:55:42 2020       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 679                                         ;
; Total pins                      ; 107                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 319,488                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_codec.v                      ;         ;
; audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_and_video_config.v           ;         ;
; Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_SYNC_FIFO.v              ;         ;
; Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Slow_Clock_Generator.v   ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C.v                    ;         ;
; Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Clock_Edge.v             ;         ;
; Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_Out_Serializer.v   ;         ;
; Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_In_Deserializer.v  ;         ;
; Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_Bit_Counter.v      ;         ;
; score_manager.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv                   ;         ;
; score_display.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv                   ;         ;
; LFSR.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/LFSR.sv                            ;         ;
; keyboard_inner_driver.v            ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_inner_driver.v            ;         ;
; keyboard_press_driver.v            ; yes             ; User Verilog HDL File        ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_press_driver.v            ;         ;
; DE1_SoC.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv                         ;         ;
; VGA_framebuffer.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv                 ;         ;
; clear_screen.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv                    ;         ;
; pipe_drawer.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv                     ;         ;
; bird_drawer.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv                     ;         ;
; display_manager.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv                 ;         ;
; bird_physics.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv                    ;         ;
; pipe_drawer_top.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv                 ;         ;
; game_manager.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/game_manager.sv                    ;         ;
; collision_detector.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv              ;         ;
; bird_template_v3.txt               ; yes             ; Auto-Found File              ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_template_v3.txt               ;         ;
; clock_generator.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v                  ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal170.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                              ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altpll_1uu1.tdf                 ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                  ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                               ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/scfifo_8ba1.tdf                 ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf               ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altsyncram_p3i1.tdf             ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cmpr_6l8.tdf                    ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_h2b.tdf                    ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_u27.tdf                    ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_i2b.tdf                    ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_acq1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altsyncram_acq1.tdf             ;         ;
; db/decode_3na.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/decode_3na.tdf                  ;         ;
; db/mux_chb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/mux_chb.tdf                     ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_8am.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_8am.tdf              ;         ;
; db/sign_div_unsign_ekh.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/sign_div_unsign_ekh.tdf         ;         ;
; db/alt_u_div_2te.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/alt_u_div_2te.tdf               ;         ;
; db/lpm_divide_5am.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_5am.tdf              ;         ;
; db/sign_div_unsign_bkh.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/sign_div_unsign_bkh.tdf         ;         ;
; db/alt_u_div_sse.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/alt_u_div_sse.tdf               ;         ;
; db/lpm_divide_82m.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_82m.tdf              ;         ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1582           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2612           ;
;     -- 7 input functions                    ; 15             ;
;     -- 6 input functions                    ; 522            ;
;     -- 5 input functions                    ; 378            ;
;     -- 4 input functions                    ; 249            ;
;     -- <=3 input functions                  ; 1448           ;
;                                             ;                ;
; Dedicated logic registers                   ; 679            ;
;                                             ;                ;
; I/O pins                                    ; 107            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 319488         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 706            ;
; Total fan-out                               ; 14382          ;
; Average fan-out                             ; 3.95           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |DE1_SoC                                                      ; 2612 (149)          ; 679 (64)                  ; 319488            ; 0          ; 107  ; 0            ; |DE1_SoC                                                                                                                                                                                                                  ; DE1_SoC                          ; work         ;
;    |LFSR:rand_height|                                         ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|LFSR:rand_height                                                                                                                                                                                                 ; LFSR                             ; work         ;
;    |VGA_framebuffer:fb|                                       ; 116 (65)            ; 28 (22)                   ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC|VGA_framebuffer:fb                                                                                                                                                                                               ; VGA_framebuffer                  ; work         ;
;       |altsyncram:framebuffer_rtl_0|                          ; 51 (0)              ; 6 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC|VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0                                                                                                                                                                  ; altsyncram                       ; work         ;
;          |altsyncram_acq1:auto_generated|                     ; 51 (0)              ; 6 (6)                     ; 307200            ; 0          ; 0    ; 0            ; |DE1_SoC|VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated                                                                                                                                   ; altsyncram_acq1                  ; work         ;
;             |decode_3na:decode2|                              ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|decode_3na:decode2                                                                                                                ; decode_3na                       ; work         ;
;             |mux_chb:mux3|                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|mux_chb:mux3                                                                                                                      ; mux_chb                          ; work         ;
;    |audio_and_video_config:cfg|                               ; 94 (2)              ; 56 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg                                                                                                                                                                                       ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 21 (21)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                          ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 56 (56)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                      ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                 ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 270 (11)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 110 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 146 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |bird_physics:bird_height|                                 ; 101 (101)           ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|bird_physics:bird_height                                                                                                                                                                                         ; bird_physics                     ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen                                                                                                                                                                                     ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                     ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                          ; altpll_1uu1                      ; work         ;
;    |collision_detector:checkForDead|                          ; 265 (265)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|collision_detector:checkForDead                                                                                                                                                                                  ; collision_detector               ; work         ;
;    |display_manager:display|                                  ; 1280 (57)           ; 201 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display                                                                                                                                                                                          ; display_manager                  ; work         ;
;       |bird_drawer:bird_coords|                               ; 104 (104)           ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|bird_drawer:bird_coords                                                                                                                                                                  ; bird_drawer                      ; work         ;
;       |clear_screen:clr|                                      ; 31 (31)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|clear_screen:clr                                                                                                                                                                         ; clear_screen                     ; work         ;
;       |pipe_drawer:pipe1_coords|                              ; 234 (234)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords                                                                                                                                                                 ; pipe_drawer                      ; work         ;
;       |pipe_drawer:pipe2_coords|                              ; 244 (244)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords                                                                                                                                                                 ; pipe_drawer                      ; work         ;
;       |pipe_drawer_top:p1_top|                                ; 315 (315)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top                                                                                                                                                                   ; pipe_drawer_top                  ; work         ;
;       |pipe_drawer_top:p2_top|                                ; 295 (295)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top                                                                                                                                                                   ; pipe_drawer_top                  ; work         ;
;    |game_manager:control|                                     ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|game_manager:control                                                                                                                                                                                             ; game_manager                     ; work         ;
;    |keyboard_press_driver:keyboard|                           ; 26 (12)             ; 55 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|keyboard_press_driver:keyboard                                                                                                                                                                                   ; keyboard_press_driver            ; work         ;
;       |keyboard_inner_driver:kbd|                             ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd                                                                                                                                                         ; keyboard_inner_driver            ; work         ;
;    |score_manager:my_score|                                   ; 307 (21)            ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score                                                                                                                                                                                           ; score_manager                    ; work         ;
;       |lpm_divide:Div0|                                       ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div0                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_8am:auto_generated|                      ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div0|lpm_divide_8am:auto_generated                                                                                                                                             ; lpm_divide_8am                   ; work         ;
;             |sign_div_unsign_ekh:divider|                     ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div0|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                                                                                                                 ; sign_div_unsign_ekh              ; work         ;
;                |alt_u_div_2te:divider|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div0|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                           ; alt_u_div_2te                    ; work         ;
;       |lpm_divide:Div1|                                       ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div1                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_5am:auto_generated|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div1|lpm_divide_5am:auto_generated                                                                                                                                             ; lpm_divide_5am                   ; work         ;
;             |sign_div_unsign_bkh:divider|                     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                 ; sign_div_unsign_bkh              ; work         ;
;                |alt_u_div_sse:divider|                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div1|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                           ; alt_u_div_sse                    ; work         ;
;       |lpm_divide:Div2|                                       ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div2                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_8am:auto_generated|                      ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div2|lpm_divide_8am:auto_generated                                                                                                                                             ; lpm_divide_8am                   ; work         ;
;             |sign_div_unsign_ekh:divider|                     ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div2|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                                                                                                                 ; sign_div_unsign_ekh              ; work         ;
;                |alt_u_div_2te:divider|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div2|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider                                                                                           ; alt_u_div_2te                    ; work         ;
;       |lpm_divide:Div3|                                       ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div3                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_5am:auto_generated|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div3|lpm_divide_5am:auto_generated                                                                                                                                             ; lpm_divide_5am                   ; work         ;
;             |sign_div_unsign_bkh:divider|                     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                 ; sign_div_unsign_bkh              ; work         ;
;                |alt_u_div_sse:divider|                        ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Div3|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                           ; alt_u_div_sse                    ; work         ;
;       |lpm_divide:Mod0|                                       ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod0                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_82m:auto_generated|                      ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                                                                                             ; lpm_divide_82m                   ; work         ;
;             |sign_div_unsign_bkh:divider|                     ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                 ; sign_div_unsign_bkh              ; work         ;
;                |alt_u_div_sse:divider|                        ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                           ; alt_u_div_sse                    ; work         ;
;       |lpm_divide:Mod1|                                       ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod1                                                                                                                                                                           ; lpm_divide                       ; work         ;
;          |lpm_divide_82m:auto_generated|                      ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                                                                                                             ; lpm_divide_82m                   ; work         ;
;             |sign_div_unsign_bkh:divider|                     ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                 ; sign_div_unsign_bkh              ; work         ;
;                |alt_u_div_sse:divider|                        ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                           ; alt_u_div_sse                    ; work         ;
;       |score_display:high_hundreds|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:high_hundreds                                                                                                                                                               ; score_display                    ; work         ;
;       |score_display:high_ones|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:high_ones                                                                                                                                                                   ; score_display                    ; work         ;
;       |score_display:high_tens|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:high_tens                                                                                                                                                                   ; score_display                    ; work         ;
;       |score_display:hundreds|                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:hundreds                                                                                                                                                                    ; score_display                    ; work         ;
;       |score_display:ones|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:ones                                                                                                                                                                        ; score_display                    ; work         ;
;       |score_display:tens|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score_manager:my_score|score_display:tens                                                                                                                                                                        ; score_display                    ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver            ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; Name                                        ; s_i2c_transceiver~4 ; s_i2c_transceiver~3 ; s_i2c_transceiver~2 ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                   ; 1                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                   ; 1                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 1                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 1                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                   ; 1                   ; 0                   ;
+---------------------------------------------+---------------------+---------------------+---------------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+
; Name                                          ; s_i2c_auto_init~4 ; s_i2c_auto_init~3 ; s_i2c_auto_init~2            ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                 ; 0                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                 ; 0                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                 ; 1                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                 ; 1                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 1                 ; 0                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 1                 ; 0                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 1                 ; 1                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                 ; 1                 ; 1                            ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------+
; State Machine - |DE1_SoC|keyboard_press_driver:keyboard|count ;
+----------+---------+------------------------------------------+
; Name     ; count~7 ; count~6                                  ;
+----------+---------+------------------------------------------+
; count.00 ; 0       ; 0                                        ;
; count.01 ; 0       ; 1                                        ;
; count.10 ; 1       ; 0                                        ;
; count.11 ; 1       ; 1                                        ;
+----------+---------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                             ;
+------------------------------------------------------------+----------------------------------------------------------------+
; bird_physics:bird_height|ps[3..31]                         ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|ps[3..31]                          ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|bird_drawer:bird_coords|ps[2..31]  ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|pipe_drawer_top:p2_top|ps[3..31]   ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|pipe_drawer_top:p1_top|ps[3..31]   ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|pipe_drawer:pipe2_coords|ps[3..31] ; Stuck at GND due to stuck port data_in                         ;
; display_manager:display|pipe_drawer:pipe1_coords|ps[3..31] ; Stuck at GND due to stuck port data_in                         ;
; collision_detector:checkForDead|ps[1..31]                  ; Stuck at GND due to stuck port data_in                         ;
; game_manager:control|ps[2..31]                             ; Stuck at GND due to stuck port data_in                         ;
; pipe1_y[9]                                                 ; Merged with pipe1_y[10]                                        ;
; pipe2_y[9]                                                 ; Merged with pipe2_y[10]                                        ;
; audio_and_video_config:cfg|num_bits_to_transfer[1,2]       ; Merged with audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; pipe2_y[10]                                                ; Stuck at GND due to stuck port data_in                         ;
; pipe1_y[10]                                                ; Stuck at GND due to stuck port data_in                         ;
; divided_clocks[20..25]                                     ; Lost fanout                                                    ;
; Total Number of Removed Registers = 277                    ;                                                                ;
+------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 679   ;
; Number of registers using Synchronous Clear  ; 404   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 314   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+-------------------------------+--------------------------------------+------+
; Register Name                 ; Megafunction                         ; Type ;
+-------------------------------+--------------------------------------+------+
; VGA_framebuffer:fb|pixel_read ; VGA_framebuffer:fb|framebuffer_rtl_0 ; RAM  ;
+-------------------------------+--------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|score_manager:my_score|highscore[1]                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|clear_screen:clr|x[9]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|keyboard_press_driver:keyboard|filter_scan[7]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|data_to_transfer[0]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|score_manager:my_score|score[7]                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|pipe1_x[5]                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|pipe1_x[7]                                                                                                                               ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top|y[5]                                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top|y[2]                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords|y[10]                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords|y[3]                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords|y[10]                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords|y[1]                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|clear_screen:clr|y[7]                                                                                            ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; Yes        ; |DE1_SoC|bird_physics:bird_height|bird_y[5]                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd|incnt[3]                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC|pipe2_x[4]                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|pipe2_x[10]                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top|x[2]                                                                                      ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top|x[10]                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords|x[3]                                                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords|x[9]                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top|x[2]                                                                                      ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top|x[6]                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords|x[3]                                                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords|x[5]                                                                                    ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|bird_drawer:bird_coords|x[8]                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|bird_drawer:bird_coords|x[0]                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|display_manager:display|bird_drawer:bird_coords|y[0]                                                                                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE1_SoC|display_manager:display|bird_drawer:bird_coords|y[8]                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer:pipe1_coords|Add11                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top|Add10                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer_top:p1_top|Add11                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer:pipe2_coords|Add11                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top|Add10                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC|display_manager:display|pipe_drawer_top:p2_top|Add11                                                                                     ;
; 8:1                ; 22 bits   ; 110 LEs       ; 88 LEs               ; 22 LEs                 ; No         ; |DE1_SoC|display_manager:display|y[4]                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_press_driver:keyboard ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                 ;
; SEENF0         ; 1        ; Unsigned Binary                                 ;
; NULL           ; 00000000 ; Unsigned Binary                                 ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_framebuffer:fb ;
+----------------+-------------+----------------------------------+
; Parameter Name ; Value       ; Type                             ;
+----------------+-------------+----------------------------------+
; HACTIVE        ; 10100000000 ; Unsigned Binary                  ;
; HFRONT_PORCH   ; 00000100000 ; Unsigned Binary                  ;
; HSYNC          ; 00011000000 ; Unsigned Binary                  ;
; HBACK_PORCH    ; 00001100000 ; Unsigned Binary                  ;
; HTOTAL         ; 11001000000 ; Unsigned Binary                  ;
; VACTIVE        ; 0111100000  ; Unsigned Binary                  ;
; VFRONT_PORCH   ; 0000001010  ; Unsigned Binary                  ;
; VSYNC          ; 0000000010  ; Unsigned Binary                  ;
; VBACK_PORCH    ; 0000100001  ; Unsigned Binary                  ;
; VTOTAL         ; 1000001101  ; Unsigned Binary                  ;
+----------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 1                    ; Untyped                              ;
; WIDTHAD_A                          ; 19                   ; Untyped                              ;
; NUMWORDS_A                         ; 307200               ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 19                   ; Untyped                              ;
; NUMWORDS_B                         ; 307200               ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_acq1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_manager:my_score|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 307200                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 307200                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "VGA_framebuffer:fb" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; reset       ; Input ; Info     ; Stuck at GND  ;
; pixel_write ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_manager:control"                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; game_reset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_press_driver:keyboard"                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:ones"                                                                                                                                         ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:tens"                                                                                                                                         ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:hundreds"                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:high_ones"                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:high_tens"                                                                                                                                    ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_manager:my_score|score_display:high_hundreds"                                                                                                                                ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; digit ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LFSR:rand_height"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 679                         ;
;     CLR               ; 1                           ;
;     ENA               ; 98                          ;
;     ENA SCLR          ; 207                         ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 196                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 6                           ;
;     plain             ; 161                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 2622                        ;
;     arith             ; 1149                        ;
;         0 data inputs ; 72                          ;
;         1 data inputs ; 793                         ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 56                          ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 1388                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 218                         ;
;         5 data inputs ; 322                         ;
;         6 data inputs ; 522                         ;
;     shared            ; 70                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 107                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 134                         ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 5.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 07 18:55:14 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_codec.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_and_video_config.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_SYNC_FIFO.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Slow_Clock_Generator.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C_DC_Auto_Initialize.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C_AV_Auto_Initialize.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Clock_Edge.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_Out_Serializer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_In_Deserializer.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_Bit_Counter.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file score_manager.sv
    Info (12023): Found entity 1: score_manager File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_display.sv
    Info (12023): Found entity 1: score_display File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file lfsr.sv
    Info (12023): Found entity 1: LFSR File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/LFSR.sv Line: 1
    Info (12023): Found entity 2: LFSR_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/LFSR.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_press_driver.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at DE1_SoC.sv(104): ignored dangling comma in List of Port Connections File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vga_framebuffer.sv
    Info (12023): Found entity 1: VGA_framebuffer File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file clear_screen.sv
    Info (12023): Found entity 1: clear_screen File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv Line: 4
    Info (12023): Found entity 2: clear_screen_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file pipe_drawer.sv
    Info (12023): Found entity 1: pipe_drawer File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv Line: 1
    Info (12023): Found entity 2: pipe_drawer_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv Line: 110
Info (12021): Found 2 design units, including 2 entities, in source file bird_drawer.sv
    Info (12023): Found entity 1: bird_drawer File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 1
    Info (12023): Found entity 2: bird_drawer_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 85
Info (12021): Found 2 design units, including 2 entities, in source file display_manager.sv
    Info (12023): Found entity 1: display_manager File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 1
    Info (12023): Found entity 2: display_manager_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 132
Info (12021): Found 1 design units, including 1 entities, in source file object_clear.sv
    Info (12023): Found entity 1: object_clear File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/object_clear.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file bird_physics.sv
    Info (12023): Found entity 1: bird_physics File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 1
    Info (12023): Found entity 2: bird_physics_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 83
Info (12021): Found 2 design units, including 2 entities, in source file pipe_drawer_top.sv
    Info (12023): Found entity 1: pipe_drawer_top File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv Line: 1
    Info (12023): Found entity 2: pipe_drawer_top_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file game_manager.sv
    Info (12023): Found entity 1: game_manager File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/game_manager.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file collision_detector.sv
    Info (12023): Found entity 1: collision_detector File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv Line: 1
    Info (12023): Found entity 2: collision_detector_testbench File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv Line: 56
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(51): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 51
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(52): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 52
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(56): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 56
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(59): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 59
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(61): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 61
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(62): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 62
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(175): truncated value with size 32 to match size of target (26) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 175
Warning (10230): Verilog HDL assignment warning at DE1_SoC.sv(180): truncated value with size 10 to match size of target (8) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 180
Warning (10030): Net "game_reset" at DE1_SoC.sv(36) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 36
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:rand_height" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 44
Info (12128): Elaborating entity "score_manager" for hierarchy "score_manager:my_score" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 104
Warning (10036): Verilog HDL or VHDL warning at score_manager.sv(13): object "new_highscore" assigned a value but never read File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 13
Warning (10230): Verilog HDL assignment warning at score_manager.sv(34): truncated value with size 32 to match size of target (8) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 34
Info (12128): Elaborating entity "score_display" for hierarchy "score_manager:my_score|score_display:high_hundreds" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 42
Warning (10030): Net "digits.data_a" at score_display.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
Warning (10030): Net "digits.waddr_a" at score_display.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
Warning (10030): Net "digits.we_a" at score_display.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "keyboard_press_driver:keyboard" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 113
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "keyboard_press_driver:keyboard|keyboard_inner_driver:kbd" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_press_driver.v Line: 38
Info (12128): Elaborating entity "game_manager" for hierarchy "game_manager:control" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 120
Info (12128): Elaborating entity "collision_detector" for hierarchy "collision_detector:checkForDead" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 131
Warning (10230): Verilog HDL assignment warning at collision_detector.sv(46): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv Line: 46
Warning (10230): Verilog HDL assignment warning at collision_detector.sv(48): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv Line: 48
Info (12128): Elaborating entity "display_manager" for hierarchy "display_manager:display" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 146
Info (12128): Elaborating entity "clear_screen" for hierarchy "display_manager:display|clear_screen:clr" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 46
Warning (10230): Verilog HDL assignment warning at clear_screen.sv(18): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv Line: 18
Warning (10230): Verilog HDL assignment warning at clear_screen.sv(21): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv Line: 21
Info (12128): Elaborating entity "pipe_drawer" for hierarchy "display_manager:display|pipe_drawer:pipe1_coords" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 55
Warning (10230): Verilog HDL assignment warning at pipe_drawer.sv(62): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv Line: 62
Warning (10230): Verilog HDL assignment warning at pipe_drawer.sv(100): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv Line: 100
Warning (10230): Verilog HDL assignment warning at pipe_drawer.sv(104): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv Line: 104
Info (12128): Elaborating entity "pipe_drawer_top" for hierarchy "display_manager:display|pipe_drawer_top:p1_top" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 73
Warning (10230): Verilog HDL assignment warning at pipe_drawer_top.sv(100): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv Line: 100
Warning (10230): Verilog HDL assignment warning at pipe_drawer_top.sv(104): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv Line: 104
Warning (10230): Verilog HDL assignment warning at pipe_drawer_top.sv(106): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv Line: 106
Info (12128): Elaborating entity "bird_drawer" for hierarchy "display_manager:display|bird_drawer:bird_coords" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv Line: 91
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(44): truncated value with size 32 to match size of target (7) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 44
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(50): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 50
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(60): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 60
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(61): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 61
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(64): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 64
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(65): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 65
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(69): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 69
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(71): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 71
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(73): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 73
Warning (10230): Verilog HDL assignment warning at bird_drawer.sv(75): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 75
Warning (10030): Net "template.data_a" at bird_drawer.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 8
Warning (10030): Net "template.waddr_a" at bird_drawer.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 8
Warning (10030): Net "template.we_a" at bird_drawer.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 8
Info (12128): Elaborating entity "VGA_framebuffer" for hierarchy "VGA_framebuffer:fb" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 162
Info (12128): Elaborating entity "bird_physics" for hierarchy "bird_physics:bird_height" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 171
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(51): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 51
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(53): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 53
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(55): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 55
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(57): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 57
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(59): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 59
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(61): truncated value with size 32 to match size of target (11) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 61
Warning (10230): Verilog HDL assignment warning at bird_physics.sv(66): truncated value with size 32 to match size of target (3) File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv Line: 66
Warning (12125): Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock_generator File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v Line: 14
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 215
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v Line: 55
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v Line: 55
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v Line: 55
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 222
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_and_video_config.v Line: 90
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_and_video_config.v Line: 107
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_and_video_config.v Line: 142
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 238
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_codec.v Line: 103
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_codec.v Line: 136
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_In_Deserializer.v Line: 99
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_Audio_In_Deserializer.v Line: 113
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_SYNC_FIFO.v Line: 55
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_SYNC_FIFO.v Line: 55
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_SYNC_FIFO.v Line: 55
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/audio_codec.v Line: 156
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clock_generator.v Line: 55
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/Altera_UP_I2C_AV_Auto_Initialize.v Line: 223
    Info (276004): RAM logic "display_manager:display|bird_drawer:bird_coords|template" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv Line: 8
    Info (276004): RAM logic "score_manager:my_score|score_display:ones|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
    Info (276004): RAM logic "score_manager:my_score|score_display:tens|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
    Info (276004): RAM logic "score_manager:my_score|score_display:hundreds|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
    Info (276004): RAM logic "score_manager:my_score|score_display:high_ones|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
    Info (276004): RAM logic "score_manager:my_score|score_display:high_tens|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
    Info (276004): RAM logic "score_manager:my_score|score_display:high_hundreds|digits" is uninferred due to inappropriate RAM size File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_display.sv Line: 13
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File "C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/DE1_SoC.ram0_bird_drawer_336cc79d.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA_framebuffer:fb|framebuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Div0" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Div1" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Mod0" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 48
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Div2" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Div3" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_manager:my_score|Mod1" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 60
Info (12130): Elaborated megafunction instantiation "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0"
Info (12133): Instantiated megafunction "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acq1.tdf
    Info (12023): Found entity 1: altsyncram_acq1 File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/altsyncram_acq1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/decode_3na.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/mux_chb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_manager:my_score|lpm_divide:Div0" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 40
Info (12133): Instantiated megafunction "score_manager:my_score|lpm_divide:Div0" with the following parameter: File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf
    Info (12023): Found entity 1: lpm_divide_8am File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_8am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/alt_u_div_2te.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_manager:my_score|lpm_divide:Div1" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 44
Info (12133): Instantiated megafunction "score_manager:my_score|lpm_divide:Div1" with the following parameter: File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_5am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "score_manager:my_score|lpm_divide:Mod0" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 48
Info (12133): Instantiated megafunction "score_manager:my_score|lpm_divide:Mod0" with the following parameter: File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/score_manager.sv Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/db/lpm_divide_82m.tdf Line: 25
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 17
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 18
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 11
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv Line: 12
Info (21057): Implemented 2993 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2751 logic cells
    Info (21064): Implemented 134 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Sun Jun 07 18:55:43 2020
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/output_files/DE1_SoC.map.smsg.


