`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 

module pipe_ID(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_allowin,   // IDå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥
    input  wire        from_valid,     // preIFæ•°æ®å¯ä»¥å‘å‡º

    input  wire [31:0] from_pc,
    input  wire [31:0] inst_sram_rdata,

    input  wire [31:0] rf_rdata1,         // è¯»æ•°æ?
    input  wire [31:0] rf_rdata2,        

    input  wire        rf_we_EX,       // ç”¨äºè¯»å†™å¯¹æ¯”
    input  wire [ 4:0] rf_waddr_EX,
    input  wire        res_from_mem_EX,  // loadé˜»å¡
    input  wire [31:0] alu_result_EX, // EXé˜¶æ®µæ•°æ®å‰é??


    input  wire        rf_we_MEM,
    input  wire [ 4:0] rf_waddr_MEM,
    input  wire [31:0] rf_wdata_MEM, // MEMé˜¶æ®µç”¨äºæ•°æ®å‰é??
    
    input  wire        rf_we_WB,
    input  wire [ 4:0] rf_waddr_WB,
    input  wire [31:0] rf_wdata_WB, // WBé˜¶æ®µç”¨äºæ•°æ®å‰é??

    output wire        to_valid,       // IFæ•°æ®å¯ä»¥å‘å‡º
    output wire        to_allowin,     // å…è®¸preIFé˜¶æ®µçš„æ•°æ®è¿›ï¿??

    output wire        br_taken,       // è·³è½¬ä¿¡å·
    output wire [31:0] br_target,      

    output wire [ 4:0] rf_raddr1,         // è¯»åœ°å?
    output wire [ 4:0] rf_raddr2,

    output wire        rf_we,
    output wire [ 4:0] rf_waddr,
    output wire        res_from_mem,   // åˆ¤æ–­è¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­?

    output wire [18:0] alu_op,         // ALUçš„æ“ä½œç  
    output wire [31:0] alu_src1,       // ALUçš„æ“ä½œæ•°          
    output wire [31:0] alu_src2,

    output wire [3:0]  data_sram_we,   
    output wire [31:0] data_sram_wdata,
    output wire        data_sram_en,

    output reg  [31:0] PC
);

    wire ready_go;              // æ•°æ®å¤„ç†å®Œæˆä¿¡å·
    reg valid;
    wire rw_conflict;        // è¯»å†™å†²çª
    assign ready_go = valid && (~rw_conflict);    // å½“å‰æ•°æ®æ˜¯validå¹¶ä¸”è¯»åå†™å†²çªå®Œï¿??
    assign to_allowin = !valid || ready_go && from_allowin; 
    assign to_valid = valid & ready_go;
      
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else if(br_taken) begin // å¦‚æœï¿??è¦è·³è½¬ï¼Œåˆ™ä»ä¸‹ä¸€ä¸ªé˜¶æ®µå¼€å§‹validå°±éœ€è¦é‡ç½®ä¸ºé›¶äº†
            valid <= 1'b0;
        end
        else if(to_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
            valid <= from_valid;
        end
    end

    wire data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›ï¿??
    assign data_allowin = from_valid && to_allowin;

    reg [31:0] inst;              // IDçº§å½“å‰PCï¿??
    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'b0;
            inst <= 32'b0;
        end
        else if(data_allowin) begin
            PC <= from_pc;
            inst <= inst_sram_rdata;
        end
    end

    wire        load_op;            // loadæ“ä½œç ï¼Œæ²¡æœ‰ç”¨åˆ°ï¼Ÿï¼ï¼ï¼ï¼ï¼ï¼ï¼ï¼ï¼
    wire        src1_is_pc;         // æºæ“ä½œæ•°1æ˜¯å¦ä¸ºPCï¿??
    wire        src2_is_imm;        // æºæ“ä½œæ•°2æ˜¯å¦ä¸ºç«‹å³æ•°
    wire        dst_is_r1;          // ç›®çš„å¯„å­˜å™¨æ˜¯å¦ä¸ºr1ï¼Œå³linkæ“ä½œ
    wire        gr_we;              // åˆ¤æ–­æ˜¯å¦ï¿??è¦å†™å¯„å­˜ï¿??
    wire        mem_we;             // åˆ¤æ–­æ˜¯å¦ï¿??è¦å†™å†…å­˜
    wire        src_reg_is_rd;      // åˆ¤æ–­å¯„å­˜å™¨å †ç¬¬äºŒä¸ªè¯»åœ°å€åœ¨å“ªä¸ªæ•°æ®æ®µä¸­ï¼Œrdè¿˜æ˜¯rk
    wire [4: 0] dest;               // å†™å¯„å­˜å™¨çš„ç›®çš„å¯„å­˜å™¨åœ°å€
    wire [31:0] rj_value;           // å¯„å­˜å™¨å †ç¬¬ä¸€ä¸ªè¯»åˆ°çš„æ•°æ®
    wire [31:0] rkd_value;          // å¯„å­˜å™¨å †ç¬¬äºŒä¸ªè¯»åˆ°çš„æ•°æ®
    wire [31:0] imm;                // ç«‹å³ï¿??
    wire [31:0] br_offs;            // åˆ†æ”¯åç§»ï¿??
    wire [31:0] jirl_offs;          // è·³è½¬åç§»é‡ï¼Œå³rj_valueçš„ï¿½?ï¿½åŠ ä¸Šçš„åç§»é‡ï¼Œç”¨äºjirlæŒ‡ä»¤

    wire [ 5:0] op_31_26;           // æŒ‡ä»¤çš„æ“ä½œç åˆ†æ®µ
    wire [ 3:0] op_25_22;
    wire [ 1:0] op_21_20;
    wire [ 4:0] op_19_15;
    wire [ 4:0] rd;                 
    wire [ 4:0] rj;
    wire [ 4:0] rk;
    wire [11:0] i12;                // 21 - 10
    wire [19:0] i20;                // 24 - 5
    wire [15:0] i16;                // 25 - 10
    wire [25:0] i26;                //  9 -  0 + 25 - 10

    wire [63:0] op_31_26_d;
    wire [15:0] op_25_22_d;
    wire [ 3:0] op_21_20_d;
    wire [31:0] op_19_15_d;

// å„æ¡æŒ‡ä»¤çš„è¯‘ç è¯†åˆ«ä¿¡å?
/*-------------------------------------------------------------------------------------------------------------*/
// ç®—æ•°è¿ç®—ç±»æŒ‡ä»?(åœ¨EXEé˜¶æ®µè®¡ç®—)            æŒ‡ä»¤æ ¼å¼                            æ“ä½œ
wire        inst_add_w;   /*           add.w rd, rj, rk               GR[rd] = GR[rj] + GR[rk]        */
wire        inst_sub_w;   /*           sub.w rd, rj, rk               GR[rd] = GR[rj] - GR[rk]        */
wire        inst_addi_w;  /*           addi.w rd, rj, si12            GR[rd] = GR[rj] + sext32(si12)  */
wire        inst_slt;     /*           slt rd, rj, rk                 GR[rd] = GR[rj] <signed GR[rk]  */
wire        inst_sltu;    /*           sltu rd, rj, rk                GR[rd] = GR[rj] <unsigned GR[rk] */
wire        inst_slti;    /*           slti rd, rj, si12              GR[rd] = GR[rj] <signed sext32(si12) */
wire        inst_sltui;   /*           sltui rd, rj, si12             GR[rd] = GR[rj] <unsigned sext32(si12) */
wire        inst_pcaddu12i;/*          pcaddu12i rd, si20             GR[rd] = PC + {si20, 12â€™b0}     */
wire        inst_mul_w;        /*           mul.w rd, rj, rk               GR[rd] = (GR[rj] * GR[rk])[31:0]       */
wire        inst_mulh_w;       /*           mulh.w rd, rj, rk              GR[rd] = (signed)(GR[rj] * GR[rk])[63:32]      */
wire        inst_mulh_wu;      /*           mulh.wu rd, rj, rk             GR[rd] = (unsigned)(GR[rj] * GR[rk])[63:32]    */
wire        inst_div_w;        /*           div.w rd, rj, rk               GR[rd] = (signed)(GR[rj] / GR[rk])       */
wire        inst_div_wu;       /*           div.wu rd, rj, rk              GR[rd] = (unsigned)(GR[rj] / GR[rk])     */
wire        inst_mod_w;        /*           mod.w rd, rj, rk               GR[rd] = (signed)(GR[rj] % GR[rk])       */
wire        inst_mod_wu;       /*           mod.wu rd, rj, rk              GR[rd] = (unsigned)(GR[rj] % GR[rk])     */
/*-------------------------------------------------------------------------------------------------------------*/
// é€»è¾‘è¿ç®—ç±»æŒ‡ä»?(åœ¨EXEé˜¶æ®µè®¡ç®—)
wire        inst_and;     /*           and rd, rj, rk                 GR[rd] = GR[rj] & GR[rk]        */
wire        inst_or;      /*           or rd, rj, rk                  GR[rd] = GR[rj] | GR[rk]        */
wire        inst_nor;     /*           nor rd, rj, rk                 GR[rd] = ~(GR[rj] | GR[rk])     */
wire        inst_xor;     /*           xor rd, rj, rk                 GR[rd] = GR[rj] ^ GR[rk]        */
wire        inst_andi;    /*           andi rd, rj, ui12              GR[rd] = GR[rj] & zext32(ui12)  */
wire        inst_ori;     /*           ori rd, rj, ui12               GR[rd] = GR[rj] | zext32(ui12)  */
wire        inst_xori;    /*           xori rd, rj, ui12              GR[rd] = GR[rj] ^ zext32(ui12)  */
/*-------------------------------------------------------------------------------------------------------------*/
// ç§»ä½æŒ‡ä»¤
wire        inst_sll_w;   /*           sll.w rd, rj, rk               GR[rd] = GR[rj] << GR[rk][4:0]  */
wire        inst_srl_w;   /*           srl.w rd, rj, rk               GR[rd] = GR[rj] >>logic GR[rk][4:0] */
wire        inst_sra_w;   /*           sra.w rd, rj, rk               GR[rd] = GR[rj] >>arith GR[rk][4:0] */
wire        inst_slli_w;  /*           slli.w rd, rj, ui5             GR[rd] = GR[rj] << ui5          */
wire        inst_srli_w;  /*           srli.w rd, rj, ui5             GR[rd] = GR[rj] >>logic ui5     */
wire        inst_srai_w;  /*           srai.w rd, rj, ui5             GR[rd] = GR[rj] >>arith ui5     */
/*-------------------------------------------------------------------------------------------------------------*/
// loadç±»æŒ‡ä»?
wire        inst_ld_w;    /*           ld.w rd, rj, si12              GR[rd] = MEM[GR[rj]+sext32(si12)][31:0] */
/*-------------------------------------------------------------------------------------------------------------*/
// storeç±»æŒ‡ä»?
wire        inst_st_w;    /*           st.w rd, rj, si12              MEM[GR[rj]+sext32(si12)][31:0] = GR[rd] */
/*-------------------------------------------------------------------------------------------------------------*/
// æ— æ¡ä»¶é—´æ¥è·³è½?
wire        inst_jirl;    /*           jirl rd, rj, offs16            GR[rd] = PC+4; PC = GR[rj]+sext32({offs16, 2â€™b0}) */
/*-------------------------------------------------------------------------------------------------------------*/
// æ— æ¡ä»¶ç›¸å¯¹PCè·³è½¬; BrTarget = PC + sext32({off26, 2â€™b0}
wire        inst_b;       /*           b offs26                       PC = BrTarget                   */
wire        inst_bl;      /*           bl offs26                      GR[1] = PC+4; PC = BrTarget     */
/*-------------------------------------------------------------------------------------------------------------*/
// æ¡ä»¶åˆ†æ”¯; TakenTgt = PC + sext32({off16, 2â€™b0})
wire        inst_beq;     /*           beq rj, rd, off16              if (GR[rj]==GR[rd]); PC = TakenTgt */
wire        inst_bne;     /*           bne rj, rd, offs16             if (GR[rj]!=GR[rd]); PC = TakenTgt */
/*-------------------------------------------------------------------------------------------------------------*/
// ç«‹å³æ•°è£…è½?
wire        inst_lu12i_w; /*           lu12i rd, si20                 GR[rd] = {si20, 12â€™b0}           */



    wire        need_ui5;           // å„ç±»æŒ‡ä»¤æ˜¯å¦ï¿??è¦ç«‹å³æ•°ï¼Œæ®æ­¤å¯¹ç«‹å³æ•°è¿›è¡Œèµ‹ï¿??
    wire        need_si12;
    wire        need_ui12;
    wire        need_si16;
    wire        need_si20;
    wire        need_si26;
    wire        src2_is_4;          // çº¯ç²¹ç”¨äºä¿å­˜jirlå’ŒblæŒ‡ä»¤ï¼Œåœ¨å¯„å­˜å™¨ä¸­å­˜å‚¨çš„PC+4ï¿??ï¿??è¦çš„ç«‹å³ï¿??

    wire        raddr1_valid;
    wire        raddr2_valid;

    assign op_31_26  = inst[31:26];
    assign op_25_22  = inst[25:22];
    assign op_21_20  = inst[21:20];
    assign op_19_15  = inst[19:15];
    
    assign rd   = inst[ 4: 0];
    assign rj   = inst[ 9: 5];
    assign rk   = inst[14:10];
    
    assign i12  = inst[21:10];
    assign i20  = inst[24: 5];
    assign i16  = inst[25:10];
    assign i26  = {inst[ 9: 0], inst[25:10]};
    
    decoder_6_64 u_dec0(.in(op_31_26 ), .out(op_31_26_d )); // è§£ç ï¿??
    decoder_4_16 u_dec1(.in(op_25_22 ), .out(op_25_22_d ));
    decoder_2_4  u_dec2(.in(op_21_20 ), .out(op_21_20_d ));
    decoder_5_32 u_dec3(.in(op_19_15 ), .out(op_19_15_d ));
    
    assign inst_add_w  = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h00];
    assign inst_sub_w  = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h02];
    assign inst_slt    = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h04];
    assign inst_sltu   = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h05];
    assign inst_slti   = op_31_26_d[6'h00] & op_25_22_d[4'h8];
    assign inst_sltui  = op_31_26_d[6'h00] & op_25_22_d[4'h9];
    assign inst_nor    = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h08];
    assign inst_and    = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h09];
    assign inst_or     = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0a];
    assign inst_xor    = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0b];
    assign inst_andi   = op_31_26_d[6'h00] & op_25_22_d[4'hd];
    assign inst_ori    = op_31_26_d[6'h00] & op_25_22_d[4'he];
    assign inst_xori   = op_31_26_d[6'h00] & op_25_22_d[4'hf];
    assign inst_sll_w  = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0e];
    assign inst_srl_w  = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h0f];
    assign inst_sra_w  = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h10];
    assign inst_slli_w = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h01];
    assign inst_srli_w = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h09];
    assign inst_srai_w = op_31_26_d[6'h00] & op_25_22_d[4'h1] & op_21_20_d[2'h0] & op_19_15_d[5'h11];
    assign inst_addi_w = op_31_26_d[6'h00] & op_25_22_d[4'ha];
    assign inst_ld_w   = op_31_26_d[6'h0a] & op_25_22_d[4'h2];
    assign inst_st_w   = op_31_26_d[6'h0a] & op_25_22_d[4'h6];
    assign inst_jirl   = op_31_26_d[6'h13];
    assign inst_b      = op_31_26_d[6'h14];
    assign inst_bl     = op_31_26_d[6'h15];
    assign inst_beq    = op_31_26_d[6'h16];
    assign inst_bne    = op_31_26_d[6'h17];
    assign inst_lu12i_w= op_31_26_d[6'h05] & ~inst[25];
    assign inst_pcaddu12i= op_31_26_d[6'h07] & ~inst[25];
    assign inst_mul_w       = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h18];
    assign inst_mulh_w      = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h19];
    assign inst_mulh_wu     = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h1] & op_19_15_d[5'h1a];
    assign inst_div_w       = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h2] & op_19_15_d[5'h00];
    assign inst_mod_w       = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h2] & op_19_15_d[5'h01];
    assign inst_div_wu       = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h2] & op_19_15_d[5'h02];
    assign inst_mod_wu      = op_31_26_d[6'h00] & op_25_22_d[4'h0] & op_21_20_d[2'h2] & op_19_15_d[5'h03];
    
    assign alu_op[ 0] = inst_add_w | inst_addi_w | inst_pcaddu12i |inst_ld_w | inst_st_w
                        | inst_jirl | inst_bl;
    assign alu_op[ 1] = inst_sub_w;
    assign alu_op[ 2] = inst_slt | inst_slti;
    assign alu_op[ 3] = inst_sltu | inst_sltui;
    assign alu_op[ 4] = inst_and | inst_andi;
    assign alu_op[ 5] = inst_nor;
    assign alu_op[ 6] = inst_or | inst_ori;
    assign alu_op[ 7] = inst_xor | inst_xori;
    assign alu_op[ 8] = inst_sll_w | inst_slli_w;
    assign alu_op[ 9] = inst_srl_w | inst_srli_w;
    assign alu_op[10] = inst_sra_w | inst_srai_w;
    assign alu_op[11] = inst_lu12i_w;
    assign alu_op[12] = inst_mul_w;
    assign alu_op[13] = inst_mulh_w;
    assign alu_op[14] = inst_mulh_wu;
    assign alu_op[15] = inst_div_w;
    assign alu_op[16] = inst_mod_w;
    assign alu_op[17] = inst_div_wu;
    assign alu_op[18] = inst_mod_wu;
    
    assign need_ui5   =  inst_slli_w | inst_srli_w | inst_srai_w;
    assign need_si12  =  inst_addi_w | inst_ld_w | inst_st_w | inst_slti | inst_sltui;
    assign need_ui12  =  inst_andi | inst_ori | inst_xori;
    assign need_si16  =  inst_jirl | inst_beq | inst_bne;
    assign need_si20  =  inst_lu12i_w | inst_pcaddu12i;
    assign need_si26  =  inst_b | inst_bl;
    assign src2_is_4  =  inst_jirl | inst_bl;
    
    assign imm = src2_is_4 ? 32'h4                      :
                 need_si20 ? {i20[19:0], 12'b0}         :
                 need_ui12 ? {{20'b0}, i12[11:0]}       :
    /*need_ui5 || need_si12*/{{20{i12[11]}}, i12[11:0]} ;
    
    assign br_offs = need_si26 ? {{ 4{i26[25]}}, i26[25:0], 2'b0} :
                                 {{14{i16[15]}}, i16[15:0], 2'b0} ; // é€‰æ‹©PCçš„åç§»é‡ï¿??16ä½è¿˜ï¿??26ï¿??
    
    assign jirl_offs = {{14{i16[15]}}, i16[15:0], 2'b0};    // è®¾ç½®jirlæŒ‡ä»¤çš„åç§»é‡
    
    assign src_reg_is_rd = inst_beq | inst_bne | inst_st_w; // åˆ¤æ–­å¯„å­˜å™¨å †ç¬¬äºŒä¸ªè¯»åœ°å€åœ¨å“ªä¸ªæ•°æ®æ®µä¸­ï¼Œrdè¿˜æ˜¯rk
    
    assign src1_is_pc    = inst_jirl | inst_bl | inst_pcaddu12i;         // æºæ“ä½œæ•°1æ˜¯å¦ä¸ºPCï¿??
    
    assign src2_is_imm   = inst_slli_w |                // æºæ“ä½œæ•°2æ˜¯å¦ä¸ºç«‹å³æ•°
                           inst_srli_w |
                           inst_srai_w |
                           inst_addi_w |
                           inst_ld_w   |
                           inst_st_w   |
                           inst_lu12i_w|
                           inst_pcaddu12i|
                           inst_jirl   |
                           inst_bl     |
                           inst_slti   |
                           inst_sltui  |
                           inst_andi   |
                           inst_ori    |
                           inst_xori;
     
    assign dst_is_r1     = inst_bl;                     // linkæ“ä½œä¼šå°†è¿”å›åœ°å€å†™å…¥1å·å¯„å­˜å™¨ï¼Œä¸”è¿™ä¸ªæ˜¯éšå«çš„ï¼Œå¹¶ä¸åœ¨æŒ‡ä»¤ä¸­ä½“ç°ï¼Œå› æ­¤ï¿??è¦ç‰¹æ®Šå¤„ï¿??
    assign gr_we         = ~inst_st_w & ~inst_beq & ~inst_bne & ~inst_b;
    assign mem_we        = inst_st_w;                   // åˆ¤æ–­æ˜¯å¦ï¿??è¦å†™å†…å­˜
    assign dest          = dst_is_r1 ? 5'd1 : rd;

    assign raddr1_valid = ~(inst_b | inst_bl | inst_lu12i_w | inst_pcaddu12i);
    assign raddr2_valid = ~(inst_slli_w
                            | inst_srli_w
                            | inst_srai_w
                            | inst_addi_w
                            | inst_ld_w
                            | inst_lu12i_w
                            | inst_pcaddu12i
                            | inst_jirl
                            | inst_b 
                            | inst_bl
                            | inst_slti
                            | inst_sltui
                            | inst_andi
                            | inst_ori
                            | inst_xori  
                        );

    assign rf_raddr1 = {5{raddr1_valid}} & rj;
    assign rf_raddr2 = {5{raddr2_valid}} & (src_reg_is_rd ? rd :rk);

    assign rw_conflict = ((rf_raddr1 != 5'b0) | (rf_raddr2 != 5'b0)) 
                        & ((rf_raddr1 == rf_waddr_EX & rf_we_EX) | (rf_raddr2 == rf_waddr_EX & rf_we_EX) ) 
                        & res_from_mem_EX ; 
                        // å½“å½“å‰æŒ‡ä»¤çš„è¯»æ•°æ®éœ€è¦ç­‰å¾…ä»å†…å­˜ä¸­è¯»å–æ—¶ï¼Œé˜»å¡ä¸€æ‹?
                        // å½“å½“å‰æŒ‡ä»¤å†™æ•°æ®éœ?è¦ç­‰å¾…divç®—å‡ºç»“æœæ—?


    assign rj_value  = {32{(rf_raddr1 != 5'b0)}} &
                    (
                        ((rf_raddr1 == rf_waddr_EX) & rf_we_EX) ? alu_result_EX 
                        : ((rf_raddr1 == rf_waddr_MEM) & rf_we_MEM) ? rf_wdata_MEM
                        : ((rf_raddr1 == rf_waddr_WB) & rf_we_WB) ? rf_wdata_WB
                        : rf_rdata1
                    );  //æ•°æ®å‰é?’é?»è¾‘

    assign rkd_value = {32{(rf_raddr2 != 5'b0)}} &
                    (
                        ((rf_raddr2 == rf_waddr_EX) & rf_we_EX) ? alu_result_EX 
                        : ((rf_raddr2 == rf_waddr_MEM) & rf_we_MEM) ? rf_wdata_MEM
                        : ((rf_raddr2 == rf_waddr_WB) & rf_we_WB) ? rf_wdata_WB
                        : rf_rdata2
                    );

    assign rj_eq_rd = (rj_value == rkd_value);
    assign br_taken = (   inst_beq  &&  rj_eq_rd
                       || inst_bne  && !rj_eq_rd
                       || inst_jirl
                       || inst_bl
                       || inst_b
                      ) && valid && ~rw_conflict;
    assign br_target = (inst_beq || inst_bne || inst_bl || inst_b) ? (PC + br_offs) :
                                                       /*inst_jirl*/ (rj_value + jirl_offs); // è·å–ä¸‹ä¸€ä¸ªPCï¿??
    assign rf_waddr = dest;
    assign rf_we = gr_we && valid;
    assign res_from_mem = inst_ld_w;

    assign alu_src1 = src1_is_pc  ? PC[31:0] : rj_value;
    assign alu_src2 = src2_is_imm ? imm : rkd_value;

    assign data_sram_en = valid; // ç‰‡ï¿½?ï¿½ä¿¡å·åœ¨è¯»æˆ–è€…å†™çš„æ—¶å€™éƒ½è¦æ‹‰é«˜ï¼ï¼ï¼
    assign data_sram_we = {4{mem_we & valid}}; // å†™ä½¿èƒ½ä¿¡å·åœ¨å½“å‰æµæ°´çº¿æ•°æ®æœ‰æ•ˆæ—¶æ‰è¢«æ‹‰é«˜
    assign data_sram_wdata = rkd_value;

endmodule