// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Rocket_1(
  input         clock,
                reset,
                io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_interrupts_seip,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [39:0] io_imem_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_sfence_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [38:0] io_imem_sfence_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_imem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_resp_bits_btb_taken,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_resp_bits_btb_bridx,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_imem_resp_bits_btb_entry,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_imem_resp_bits_btb_bht_history,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_imem_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [31:0] io_imem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_imem_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [4:0]  io_imem_btb_update_bits_prediction_entry,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [38:0] io_imem_btb_update_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_btb_update_bits_isValid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [38:0] io_imem_btb_update_bits_br_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_imem_btb_update_bits_cfiType,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [7:0]  io_imem_bht_update_bits_prediction_history,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [38:0] io_imem_bht_update_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_imem_bht_update_bits_branch,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_bht_update_bits_taken,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_bht_update_bits_mispredict,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_imem_progress,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [39:0] io_dmem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [6:0]  io_dmem_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [4:0]  io_dmem_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_dmem_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_dmem_req_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_req_bits_phys,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_req_bits_no_alloc,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_req_bits_no_xcpt,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [63:0] io_dmem_req_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [7:0]  io_dmem_req_bits_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [63:0] io_dmem_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [7:0]  io_dmem_s1_data_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_nack_cause_raw,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_s2_kill,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_s2_uncached,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [31:0] io_dmem_s2_paddr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_dmem_resp_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [6:0]  io_dmem_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_dmem_resp_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_dmem_resp_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_resp_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_dmem_resp_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_resp_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [63:0] io_dmem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_dmem_resp_bits_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [63:0] io_dmem_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_resp_bits_data_raw,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_resp_bits_store_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_gf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_gf_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_dmem_s2_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_s2_gpa_is_pte,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_acquire,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_tlbMiss,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_blocked,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_canAcceptStoreThenLoad,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_canAcceptStoreThenRMW,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_canAcceptLoadThenLoad,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_storeBufferEmptyAfterLoad,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_dmem_perf_storeBufferEmptyAfterStore,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_dmem_keep_clock_enabled,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_dmem_clock_enabled,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [3:0]  io_ptw_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [43:0] io_ptw_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [63:0] io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [31:0] io_fpu_inst,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [63:0] io_fpu_fromint_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [2:0]  io_fpu_fcsr_rm,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_fpu_fcsr_flags_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_fpu_fcsr_flags_bits,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [63:0] io_fpu_store_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_toint_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_fpu_dmem_resp_val,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [2:0]  io_fpu_dmem_resp_type,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [4:0]  io_fpu_dmem_resp_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [63:0] io_fpu_dmem_resp_data,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_fpu_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_fpu_fcsr_rdy,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_nack_mem,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_illegal_rm,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_fpu_killx,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_killm,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_fpu_dec_wen,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_dec_ren1,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_dec_ren2,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_dec_ren3,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_sboard_set,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_fpu_sboard_clr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_fpu_sboard_clra,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
                io_mem_acc_io_0_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_mem_acc_io_0_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_mem_acc_io_0_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_mem_acc_io_0_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_mem_acc_io_0_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_mem_acc_io_0_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_mem_acc_io_1_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_mem_acc_io_1_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_mem_acc_io_1_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_mem_acc_io_1_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_mem_acc_io_1_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_mem_acc_io_1_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_mem_acc_io_2_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_mem_acc_io_2_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_mem_acc_io_2_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_mem_acc_io_2_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_mem_acc_io_2_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_mem_acc_io_2_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_mem_acc_io_row_ready,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input         io_mem_acc_io_row_valid,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [7:0]  io_mem_acc_io_row_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [39:0] io_mem_acc_io_row_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [4:0]  io_mem_acc_io_row_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  input  [1:0]  io_mem_acc_io_row_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output        io_valid_mem,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [39:0] io_asan_data_out,	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  output [7:0]  io_resp_tag	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
);

  wire             _GEN;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:748:21, :768:44, :769:23]
  wire             take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:739:53]
  wire             take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:614:49]
  wire             _arb_mem_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1039:25]
  wire [7:0]       _arb_mem_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1039:25]
  wire             _div_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19]
  wire             _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19]
  wire [63:0]      _div_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19]
  wire [63:0]      _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:489:19]
  wire [63:0]      _alu_io_adder_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:489:19]
  wire             _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:489:19]
  wire             _bpu_io_xcpt_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire             _bpu_io_xcpt_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire             _bpu_io_xcpt_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire             _bpu_io_debug_if;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire             _bpu_io_debug_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire             _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
  wire [63:0]      _csr_io_rw_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_fp_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_fp_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_read_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_write_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_eret;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_singleStep;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [31:0]      _csr_io_status_isa;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [1:0]       _csr_io_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_status_v;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [39:0]      _csr_io_evec;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [63:0]      _csr_io_time;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [63:0]      _csr_io_interrupt_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_action;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_m;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_s;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_u;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_x;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_w;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_bp_0_control_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [38:0]      _csr_io_bp_0_address;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_inhibit_cycle;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_trace_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [39:0]      _csr_io_trace_0_iaddr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire             _csr_io_trace_0_exception;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  wire [63:0]      _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1325:15]
  wire [63:0]      _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1325:15]
  wire [39:0]      _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [4:0]       _ibuf_io_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [7:0]       _ibuf_io_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  reg              id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25]
  reg              ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_alu_dw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg  [2:0]       ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
  reg              mem_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg  [2:0]       mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  reg              wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg  [2:0]       wb_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              wb_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
  reg              ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35]
  reg              ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:35]
  reg              ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:35]
  reg  [4:0]       ex_reg_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35]
  reg  [7:0]       ex_reg_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35]
  reg              ex_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:35]
  reg              ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:35]
  reg              ex_reg_load_use;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:286:35]
  reg  [63:0]      ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:35]
  reg              ex_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:26]
  reg  [39:0]      ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22]
  reg  [1:0]       ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28]
  reg  [31:0]      ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28]
  reg              mem_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:36]
  reg              mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36]
  reg              mem_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:298:36]
  reg  [4:0]       mem_reg_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
  reg  [7:0]       mem_reg_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
  reg              mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:300:36]
  reg              mem_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:301:36]
  reg              mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:302:36]
  reg  [63:0]      mem_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36]
  reg              mem_mem_cmd_bh;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:304:36]
  reg              mem_reg_load;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:36]
  reg              mem_reg_store;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:306:36]
  reg              mem_reg_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:27]
  reg  [39:0]      mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:308:23]
  reg  [31:0]      mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25]
  reg  [1:0]       mem_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:310:29]
  reg              mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:312:29]
  reg  [63:0]      mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26]
  reg  [63:0]      mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24]
  reg              mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:315:25]
  reg              wb_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:35]
  reg              wb_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35]
  reg              wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:321:35]
  reg              wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:35]
  reg  [63:0]      wb_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:323:35]
  reg              wb_reg_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:324:26]
  reg  [39:0]      wb_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22]
  reg  [1:0]       wb_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:326:28]
  reg              wb_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:327:29]
  reg  [31:0]      wb_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:331:28]
  reg  [63:0]      wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:332:25]
  wire             take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:35, :614:49, :739:53]
  wire [29:0]      id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [6:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]       _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_18 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_28 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]       _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]      _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]       _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_54 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_68 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]       _id_ctrl_decoder_decoded_T_70 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_78 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0]      _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_92 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_94 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_108 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_118 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_154 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [12:0]      _id_ctrl_decoder_decoded_T_160 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [18:0]      _id_ctrl_decoder_decoded_T_164 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [16:0]      _id_ctrl_decoder_decoded_T_174 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]      _id_ctrl_decoder_decoded_T_176 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [21:0]      _id_ctrl_decoder_decoded_T_180 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_184 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_188 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]      _id_ctrl_decoder_decoded_T_210 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]      _id_ctrl_decoder_decoded_T_214 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [17:0]      _id_ctrl_decoder_decoded_T_218 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_234 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_236 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_240 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [19:0]      _id_ctrl_decoder_decoded_T_244 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [20:0]      _id_ctrl_decoder_decoded_T_250 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_2 = {&_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [25:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_10 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[12]},
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &_id_ctrl_decoder_decoded_T_44,
     &_id_ctrl_decoder_decoded_T_46,
     &_id_ctrl_decoder_decoded_T_54,
     &_id_ctrl_decoder_decoded_T_58,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_78,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_108,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_118,
     &_id_ctrl_decoder_decoded_T_154,
     &_id_ctrl_decoder_decoded_T_160,
     &_id_ctrl_decoder_decoded_T_162,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], _ibuf_io_inst_0_bits_inst_bits[31]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_236,
     &_id_ctrl_decoder_decoded_T_244};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_12 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_154};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [7:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_29 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_164, &_id_ctrl_decoder_decoded_T_180};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [24:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_55 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [12:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_57 = {&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [10:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_63 = {&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_234};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_68,
       &_id_ctrl_decoder_decoded_T_92,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_174,
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_68};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  reg              id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1347:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_mem_busy = ~io_dmem_ordered | _arb_mem_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:416:{21,38}, :1039:25]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :319:35, :420:53]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :297:36, :469:20]
  reg              ex_reg_rs_bypass_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29]
  reg              ex_reg_rs_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:476:26]
  reg  [61:0]      ex_reg_rs_msb_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26]
  reg  [61:0]      ex_reg_rs_msb_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26]
  wire [3:0][63:0] _GEN_0 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26, :332:25, :766:15, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [63:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _GEN_0[ex_reg_rs_lsb_0] : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29, :476:26, :477:26, :479:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [63:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _GEN_0[ex_reg_rs_lsb_1] : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29, :476:26, :477:26, :479:{14,69}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :1347:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :1347:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :1348:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :1352:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :1355:24]
  wire [3:0]       _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:35, :487:19]
  wire [3:0][63:0] _GEN_1 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{{60{_ex_op2_T_1[3]}}, _ex_op2_T_1}}, {64'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :292:24, :479:14, :487:19, :766:15, :1347:{19,24}, :1348:{21,26,41}, :1349:{21,26,36,43,65}, :1350:{18,33}, :1351:{18,23,39}, :1352:{18,23,39}, :1353:{20,35,62}, :1354:19, :1355:{19,24,34,57}, :1356:{19,39,52}, :1357:17, :1358:{17,22}, :1359:{17,37}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :281:35, :499:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35, :281:35, :288:26, :581:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :582:{36,39}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :281:35, :286:35, :288:26, :498:19, :582:36, :583:{42,45}, :584:{42,45}, :585:43, :586:{33,50,75}]
  wire             ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:35, :355:35, :586:33, :587:{48,51}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :315:25, :601:25]
  wire [3:0]       _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:298:36, :487:19, :603:8]
  wire [31:0]      _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :277:21, :309:25, :601:{8,25}, :602:8, :603:8, :1347:44, :1349:65, :1351:39, :1352:39, :1353:62, :1355:57, :1361:8]
  wire [39:0]      _mem_br_target_T_9 = mem_reg_pc + {{8{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:308:23, :600:41, :601:8]
  wire [39:0]      _mem_npc_T_4 = mem_ctrl_jalr | mem_reg_sfence ? {mem_reg_wdata[63:39] == 25'h0 | (&(mem_reg_wdata[63:39])) ? mem_reg_wdata[39] : ~(mem_reg_wdata[38]), mem_reg_wdata[38:0]} : _mem_br_target_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :307:27, :313:26, :600:41, :604:{21,36}, :1299:{17,23}, :1300:{18,21,29,34,46,51,54}, :1301:{8,16}, src/main/scala/chisel3/util/pla.scala:114:36]
  wire [39:0]      mem_npc = _mem_npc_T_4 & 40'hFFFFFFFFFE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:604:{21,129}]
  wire             mem_wrong_npc = ex_pc_valid ? mem_npc != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22, :359:20, :581:51, :604:129, :606:{8,30}, :607:{8,31,62}]
  wire             mem_cfi = mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :610:50]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & (mem_wrong_npc | mem_reg_sfence);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :300:36, :307:27, :606:8, :609:27, :614:{49,71}]
  wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:20, :675:55]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :300:36, :675:55, :678:{68,71}, :739:53]
  reg              div_io_kill_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:679:41]
  wire             _GEN_2 = wb_reg_valid & wb_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :319:35, :708:19]
  wire             _GEN_3 = _GEN_2 & io_dmem_s2_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:{19,34}]
  wire             _GEN_4 = _GEN_2 & io_dmem_s2_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :709:34]
  wire             _GEN_5 = _GEN_2 & io_dmem_s2_xcpt_gf_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :710:34]
  wire             _GEN_6 = _GEN_2 & io_dmem_s2_xcpt_gf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :711:34]
  wire             _GEN_7 = _GEN_2 & io_dmem_s2_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :712:34]
  wire             _GEN_8 = _GEN_2 & io_dmem_s2_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :713:34]
  wire             _GEN_9 = _GEN_2 & io_dmem_s2_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:708:19, :714:34]
  wire             wb_xcpt = wb_reg_xcpt | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_2 & io_dmem_s2_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35, :708:{19,34}, :709:34, :710:34, :711:34, :712:34, :713:34, :714:34, :715:34, :1284:26]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :319:35, :733:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :582:36, :734:53]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:321:35, :735:42]
  wire             _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:53, :735:42, :738:36]
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:322:35, :388:19, :738:36, :739:53, :1284:26]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:745:44]
  wire             dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:745:44, :746:42]
  wire             _GEN_10 = dmem_resp_replay & ~(io_dmem_resp_bits_tag[0]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:742:{23,45}, :746:42, :768:26]
  assign _GEN = ~_GEN_10 & ~wb_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:733:29, :748:{21,24}, :768:{26,44}, :769:23]
  wire [4:0]       ll_waddr = _GEN_10 ? io_dmem_resp_bits_tag[5:1] : _div_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19, :744:46, :750:29, :768:{26,44}, :772:14]
  wire             ll_wen = _GEN_10 | _GEN & _div_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19, :748:21, :751:27, :768:{26,44}, :769:23, :773:12, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire             wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:35, :738:36, :776:{34,45,48}, :1284:26]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :776:45, :777:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:751:27, :768:44, :773:12, :777:25, :778:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :465:29, :750:29, :751:27, :768:44, :772:14, :773:12, :779:21]
  wire [63:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _div_io_resp_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :332:25, :388:19, :498:19, :742:{23,45}, :745:44, :751:27, :768:44, :773:12, :780:{21,38}, :781:21, :782:{21,34}]
  wire [63:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :778:23, :779:21, :780:21, :785:17, :1325:15, :1332:19, :1337:{16,25}, :1340:{20,31,39}]
  wire [63:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :778:23, :779:21, :780:21, :785:17, :1325:15, :1332:19, :1337:{16,25}, :1340:{20,31,39}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:323:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35, :323:35, :802:24, :803:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_11 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :391:81, :857:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_12 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :471:82, :858:42, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_13 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :859:{42,55}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  reg  [31:0]      _r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1311:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :1311:29, :1312:{35,40}]
  wire [31:0]      _GEN_14 = {27'h0, _ibuf_io_inst_0_bits_inst_rs1};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1308:35, :1315:58]
  wire [31:0]      _id_sboard_hazard_T = r >> _GEN_14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1312:40]
  wire [31:0]      _GEN_15 = {27'h0, _ibuf_io_inst_0_bits_inst_rs2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1308:35, :1315:58]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _GEN_15;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1312:40]
  wire [31:0]      _GEN_16 = {27'h0, _ibuf_io_inst_0_bits_inst_rd};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1308:35, :1315:58]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1312:40]
  wire             _fp_data_hazard_ex_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == ex_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20, :463:29, :877:70]
  wire             _fp_data_hazard_ex_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == ex_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20, :463:29, :877:70]
  wire             _fp_data_hazard_ex_T_7 = _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20, :463:29, :877:70]
  wire             _fp_data_hazard_mem_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == mem_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :359:20, :464:31, :886:72]
  wire             _fp_data_hazard_mem_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == mem_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :359:20, :464:31, :886:72]
  wire             _fp_data_hazard_mem_T_7 = _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :359:20, :464:31, :886:72]
  wire             data_hazard_mem = mem_ctrl_wxd & (_GEN_11 & _fp_data_hazard_mem_T_1 | _GEN_12 & _fp_data_hazard_mem_T_3 | _GEN_13 & _fp_data_hazard_mem_T_7);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :857:42, :858:42, :859:42, :886:{38,72}, :1293:{27,50}]
  wire             _fp_data_hazard_wb_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :359:20, :465:29, :892:70]
  wire             _fp_data_hazard_wb_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :359:20, :465:29, :892:70]
  wire             _fp_data_hazard_wb_T_7 = _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :359:20, :465:29, :892:70]
  reg  [31:0]      _id_stall_fpu_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1311:29]
  wire [31:0]      _id_stall_fpu_T_18 = _id_stall_fpu_r >> _GEN_14;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1311:29]
  wire [31:0]      _id_stall_fpu_T_21 = _id_stall_fpu_r >> _GEN_15;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1311:29]
  wire [31:0]      _id_stall_fpu_T_24 = _id_stall_fpu_r >> _ibuf_io_inst_0_bits_inst_rs3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1308:35, :1311:29]
  wire [31:0]      _id_stall_fpu_T_27 = _id_stall_fpu_r >> _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1308:35, :1311:29]
  reg              dcache_blocked_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:907:22]
  reg              rocc_blocked;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:911:25]
  wire             ctrl_stalld =
    ex_reg_valid & (ex_ctrl_wxd & (_GEN_11 & _fp_data_hazard_ex_T_1 | _GEN_12 & _fp_data_hazard_ex_T_3 | _GEN_13 & _fp_data_hazard_ex_T_7) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & ex_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_ex_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == ex_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_ex_T_7)) | mem_reg_valid & (data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & mem_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_mem_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == mem_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_mem_T_7)) | wb_reg_valid & (wb_ctrl_wxd & (_GEN_11 & _fp_data_hazard_wb_T_1 | _GEN_12 & _fp_data_hazard_wb_T_3 | _GEN_13 & _fp_data_hazard_wb_T_7) & wb_set_sboard | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & wb_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_wb_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == wb_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_wb_T_7)) | _GEN_11 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _GEN_12 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _GEN_13 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | id_csr_en & _csr_io_decode_0_fp_csr & ~io_fpu_fcsr_rdy | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & (io_fpu_dec_ren1 & _id_stall_fpu_T_18[0] | io_fpu_dec_ren2 & _id_stall_fpu_T_21[0] | io_fpu_dec_ren3 & _id_stall_fpu_T_24[0] | io_fpu_dec_wen & _id_stall_fpu_T_27[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29) & dcache_blocked_blocked
    & ~io_dmem_perf_grant | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_52) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29)) | _csr_io_csr_stall | id_reg_pause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20, :277:21, :278:20, :281:35, :292:24, :297:36, :304:36, :309:25, :319:35, :330:24, :359:20, :380:29, :388:19, :412:29, :416:38, :422:{17,33,65,81}, :463:29, :464:31, :465:29, :498:19, :499:36, :733:29, :734:53, :748:24, :750:29, :751:27, :768:44, :772:14, :773:12, :857:42, :858:42, :859:42, :869:{58,70}, :872:80, :876:{38,123}, :877:70, :878:{53,90}, :879:{35,54,74}, :885:{40,66,131}, :886:{38,72}, :887:{55,92}, :888:{37,57,78}, :892:70, :893:{53,90}, :894:{35,54,71}, :907:22, :908:63, :940:{23,57}, :941:{42,45}, :942:16, :943:17, :945:{17,21,40,62,75}, :948:22, :1293:{27,50}, :1308:35, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | ctrl_stalld | _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:35, :359:20, :388:19, :948:22, :954:{17,104}]
  reg              io_imem_progress_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:967:30]
  wire             _io_imem_sfence_valid_output = wb_reg_valid & wb_reg_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:35, :324:26, :968:40]
  wire             _io_imem_sfence_bits_rs1_output = wb_reg_mem_size[0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:326:28, :969:45]
  wire             _io_imem_btb_update_bits_cfiType_T_9 = mem_ctrl_jal | mem_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :982:23]
  wire [38:0]      _io_imem_btb_update_bits_br_pc_T_1 = mem_reg_pc[38:0] + {37'h0, ~mem_reg_rvc, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :298:36, :308:23, :987:{69,74}]
  wire [38:0]      _io_imem_btb_update_bits_pc_output = {_io_imem_btb_update_bits_br_pc_T_1[38:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:527:24, :987:69, :988:66]
  reg  [63:0]      coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:46]
  reg  [63:0]      coreMonitorBundle_rd0val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:38]
  reg  [63:0]      coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1207:46]
  reg  [63:0]      coreMonitorBundle_rd1val_REG_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1207:38]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
    wire coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:734:53, :777:25, :1200:{37,40}]
    wire _GEN_17 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :1246:27]
    wire _GEN_18 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :1248:27]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
      if (~reset & wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35, :812:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
          $error("Assertion failed\n    at RocketCore.scala:812 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:812:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19, :1240:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{24{_csr_io_trace_0_iaddr[39]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _GEN_17 ? wb_reg_inst[19:15] : 5'h0, _GEN_17 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _GEN_18 ? wb_reg_inst[24:20] : 5'h0, _GEN_18 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :330:24, :388:19, :465:29, :766:15, :780:21, :798:29, :1198:{52,55}, :1200:37, :1204:42, :1205:38, :1206:42, :1207:38, :1240:13, :1243:{13,26}, :1244:13, :1246:{13,27}, :1247:13, :1248:{13,27}, :1249:13, generators/rocket-chip/src/main/scala/util/package.scala:124:{15,20,38}]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [7:0]       _id_ctrl_decoder_decoded_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0]      _id_ctrl_decoder_decoded_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_60 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_124 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_128 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]       _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0]      _id_ctrl_decoder_decoded_T_182 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_200 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_204 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_206 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0]      _id_ctrl_decoder_decoded_T_208 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]       id_ctrl_mem_cmd = {&_id_ctrl_decoder_decoded_T_174, &_id_ctrl_decoder_decoded_T_86, |{&_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[31]}}, |{&_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[30]}}, |{&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             _id_bypass_src_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :359:20, :464:31, :471:82]
  wire [2:0]       _GEN_19 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :528:22]
  wire             _GEN_20 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :424:19, :533:{28,40,47}]
  wire             _GEN_21 = id_ctrl_mem_cmd == 5'h14;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :565:{21,62}, :793:50]
  wire [3:0]       id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_204, &_id_ctrl_decoder_decoded_T_206, &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_78,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_106,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_154},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_200,
       &_id_ctrl_decoder_decoded_T_204,
       &_id_ctrl_decoder_decoded_T_206,
       &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_54,
       &_id_ctrl_decoder_decoded_T_58,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_T_108,
       &_id_ctrl_decoder_decoded_T_112,
       &_id_ctrl_decoder_decoded_T_118,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :589:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [3:0][63:0] _GEN_22 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14]
  wire [31:0]      _GEN_23 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:750:29, :751:27, :766:15, :768:44, :772:14, :773:12, :1307:{62,64}, :1312:40, :1315:{49,58}]
  wire             _GEN_24 = wb_set_sboard & wb_wen;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:734:53, :777:25, :873:28]
  wire [31:0]      _id_stall_fpu_T_3 = 32'h1 << wb_reg_inst[11:7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :465:29, :1315:58]
  wire             _id_stall_fpu_T_6 = (wb_dcache_miss & wb_ctrl_wfd | io_fpu_sboard_set) & wb_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :582:36, :776:45, :898:{35,50,72}]
  wire [31:0]      _id_stall_fpu_T_4 = _id_stall_fpu_T_6 ? _id_stall_fpu_T_3 : 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :898:72, :1315:{49,58}]
  wire             _id_stall_fpu_T_7 = dmem_resp_replay & io_dmem_resp_bits_tag[0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:742:45, :746:42, :899:38]
  wire [31:0]      _id_stall_fpu_T_11 = (_id_stall_fpu_r | _id_stall_fpu_T_4) & ~(_id_stall_fpu_T_7 ? 32'h1 << io_dmem_resp_bits_tag[5:1] : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:744:46, :766:15, :899:38, :1306:60, :1307:{62,64}, :1311:29, :1315:{49,58}]
  wire             _id_stall_fpu_T_12 = _id_stall_fpu_T_6 | _id_stall_fpu_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:898:72, :899:38, :1318:17]
  wire [8:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]       _id_ctrl_decoder_decoded_T_62 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [18:0]      _id_ctrl_decoder_decoded_T_212 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [40:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_65 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[24]},
     &_id_ctrl_decoder_decoded_T_36,
     &_id_ctrl_decoder_decoded_T_42,
     &_id_ctrl_decoder_decoded_T_46,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_54,
     &_id_ctrl_decoder_decoded_T_58,
     &_id_ctrl_decoder_decoded_T_62,
     &_id_ctrl_decoder_decoded_T_70,
     &_id_ctrl_decoder_decoded_T_78,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_106,
     &_id_ctrl_decoder_decoded_T_108,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_118,
     &_id_ctrl_decoder_decoded_T_154,
     &_id_ctrl_decoder_decoded_T_160,
     &_id_ctrl_decoder_decoded_T_164,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], _ibuf_io_inst_0_bits_inst_bits[20], id_ctrl_decoder_decoded_invInputs[19], _ibuf_io_inst_0_bits_inst_bits[22], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_180,
     &_id_ctrl_decoder_decoded_T_184,
     &_id_ctrl_decoder_decoded_T_186,
     &_id_ctrl_decoder_decoded_T_188,
     &_id_ctrl_decoder_decoded_T_210,
     &_id_ctrl_decoder_decoded_T_214,
     &_id_ctrl_decoder_decoded_T_218,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[5], id_ctrl_decoder_decoded_invInputs[6], id_ctrl_decoder_decoded_invInputs[7], id_ctrl_decoder_decoded_invInputs[8], id_ctrl_decoder_decoded_invInputs[9], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[13], id_ctrl_decoder_decoded_invInputs[14], id_ctrl_decoder_decoded_invInputs[15], id_ctrl_decoder_decoded_invInputs[16], id_ctrl_decoder_decoded_invInputs[17], id_ctrl_decoder_decoded_invInputs[18], _ibuf_io_inst_0_bits_inst_bits[21], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_234,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_244};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:390:36, :1358:22]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :391:{54,81}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  wire             id_illegal_insn =
    ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & ~(_csr_io_status_isa[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & (_csr_io_decode_0_fp_illegal | io_fpu_illegal_rm)
    | (|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]},
         &_id_ctrl_decoder_decoded_T_212,
         &_id_ctrl_decoder_decoded_T_214,
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}}) & ~(_csr_io_status_isa[3]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :388:19, :390:36, :391:54, :393:54, :395:25, :396:{34,37,55}, :397:{17,20,38}, :398:{16,48}, :399:{16,19,37}, :400:{30,33,51}, :405:{15,49,64,99}, :406:{5,31}, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_65) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :388:19, :390:36, :391:54, :393:54, :406:5, :407:39, :408:{20,34,69,113}, :409:51, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :388:19, :405:99, :407:39, :424:19, :1284:26]
  wire             _GEN_25 = ex_reg_valid & ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :281:35, :468:19]
  wire             _GEN_26 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :469:{20,36,39}]
  wire             id_bypass_src_1_1 = _GEN_25 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20, :463:29, :468:19, :471:{74,82}]
  wire             _id_bypass_src_T_7 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :359:20, :464:31, :471:82]
  wire             id_bypass_src_1_2 = _GEN_26 & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:36, :471:{74,82}]
  wire             do_bypass_1 = ~(|_ibuf_io_inst_0_bits_inst_rs2) | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _id_bypass_src_T_7;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :469:20, :471:{74,82}, :555:48]
  wire             _GEN_27 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & ~do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:555:48, :559:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             ex_sfence = ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h14 | ex_ctrl_mem_cmd == 5'h15 | ex_ctrl_mem_cmd == 5'h16);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :590:{44,64,96,110,129}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire             mem_npc_misaligned = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1] & ~mem_reg_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:27, :388:19, :400:51, :604:{21,129}, :608:{28,66,70,73}]
  wire             _GEN_28 = mem_reg_valid & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :302:36, :623:23]
  wire             _GEN_29 = _GEN_28 | ~ex_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :581:51, :623:{23,46}, :625:28]
  wire             _GEN_30 = ex_ctrl_jalr & _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :388:19, :650:24]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:305:36, :306:36, :424:19, :658:{44,64,82}]
  wire             _GEN_31 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:36, :300:36, :664:29]
  wire             _GEN_32 = mem_reg_valid & mem_npc_misaligned;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :608:70, :665:20]
  wire             mem_xcpt = _GEN_31 | _GEN_32 | mem_reg_valid & (mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :305:36, :306:36, :424:19, :657:{38,75}, :658:64, :664:29, :665:20, :666:20, :1284:26]
  wire             fpu_kill_mem = mem_reg_valid & mem_ctrl_fp & io_fpu_nack_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :297:36, :676:51]
  wire             ctrl_killm = killm_common | mem_xcpt | fpu_kill_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:676:51, :678:68, :680:45, :1284:26]
  wire             id_bypass_src_0_1 = _GEN_25 & ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20, :463:29, :468:19, :471:{74,82}]
  wire             id_bypass_src_0_2 = _GEN_26 & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:469:36, :471:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _id_bypass_src_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :391:81, :469:20, :471:{74,82}, :555:48]
  wire             _GEN_33 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & ~do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:555:48, :559:{23,26}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  wire             _GEN_34 = id_illegal_insn | id_virtual_insn;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:405:99, :407:39, :564:27]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_10) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :355:35, :359:20, :388:19, :414:33, :512:19, :517:22, :521:{42,51,66}, :766:15, :954:104, :1170:{28,62,118}, :1171:{18,33}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    if (~ctrl_killd) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:954:104]
      ex_ctrl_fp <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_63;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_106};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_46;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_44;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_57;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_55;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_sel_alu2 <= id_xcpt ? (_GEN_20 ? 2'h0 : {1'h0, |_GEN_19}) : {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_154}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :276:20, :518:13, :523:20, :527:24, :528:{22,29,34}, :530:26, :533:{28,52}, :535:26, :1284:26, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_alu1 <= id_xcpt ? (_GEN_20 | (|_GEN_19) ? 2'h2 : 2'h1) : {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4]}, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :359:20, :518:13, :523:20, :526:24, :528:{22,29,34}, :529:26, :533:{28,52}, :534:26, :1284:26, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}, |{&_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134}};	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_dw <= id_xcpt | (|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_14, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[11], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[12], id_ctrl_decoder_decoded_invInputs[11], _ibuf_io_inst_0_bits_inst_bits[14], id_ctrl_decoder_decoded_invInputs[23], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174});	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :359:20, :518:13, :523:20, :525:22, :1284:26, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_alu_fn <= id_xcpt ? 4'h0 : id_ctrl_alu_fn;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :518:13, :523:20, :524:22, :1284:26, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_29;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_mem_cmd <= _GEN_21 & _csr_io_status_v ? 5'h15 : id_ctrl_mem_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :388:19, :518:13, :545:{40,60}, :546:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      ex_ctrl_rfs1 <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_236, &_id_ctrl_decoder_decoded_T_244};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      ex_ctrl_rfs2 <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], _ibuf_io_inst_0_bits_inst_bits[5], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_218};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_wfd <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], id_ctrl_decoder_decoded_invInputs[1], id_ctrl_decoder_decoded_invInputs[2], id_ctrl_decoder_decoded_invInputs[3], id_ctrl_decoder_decoded_invInputs[4], _ibuf_io_inst_0_bits_inst_bits[13], id_ctrl_decoder_decoded_invInputs[12]}, &_id_ctrl_decoder_decoded_T_188, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[10], id_ctrl_decoder_decoded_invInputs[12], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], _ibuf_io_inst_0_bits_inst_bits[29], id_ctrl_decoder_decoded_invInputs[28], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_212, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], id_ctrl_decoder_decoded_invInputs[0], id_ctrl_decoder_decoded_invInputs[1], _ibuf_io_inst_0_bits_inst_bits[4], id_ctrl_decoder_decoded_invInputs[3], _ibuf_io_inst_0_bits_inst_bits[6], id_ctrl_decoder_decoded_invInputs[18], id_ctrl_decoder_decoded_invInputs[19], id_ctrl_decoder_decoded_invInputs[20], id_ctrl_decoder_decoded_invInputs[21], id_ctrl_decoder_decoded_invInputs[22], _ibuf_io_inst_0_bits_inst_bits[25], id_ctrl_decoder_decoded_invInputs[24], id_ctrl_decoder_decoded_invInputs[25], id_ctrl_decoder_decoded_invInputs[26], id_ctrl_decoder_decoded_invInputs[27], _ibuf_io_inst_0_bits_inst_bits[30], id_ctrl_decoder_decoded_invInputs[29]}, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :359:20, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_10;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_csr <= id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29) ? 3'h0 : id_csr_ren ? 3'h2 : id_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :390:36, :391:54, :392:{19,35,61}, :1348:26, :1355:24, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_52;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_rvc <= id_xcpt & (|_GEN_19) | _ibuf_io_inst_0_bits_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:35, :359:20, :519:16, :523:20, :528:{22,29,34}, :531:20, :1284:26]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_52) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:35, :388:19, :390:36, :391:54, :393:{54,66}, :538:42, generators/rocket-chip/src/main/scala/util/package.scala:73:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :286:35, :297:36, :886:38, :889:51]
      ex_reg_mem_size <= _GEN_21 | id_ctrl_mem_cmd == 5'h15 | id_ctrl_mem_cmd == 5'h16 | id_ctrl_mem_cmd == 5'h5 ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1} : _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[generators/rocket-chip/src/main/scala/rocket/Decode.scala:50:77, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28, :359:20, :541:{21,95}, :542:81, :543:{23,29,40,59}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_rs_bypass_0 <= ~_GEN_34 & do_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29, :555:48, :557:27, :564:{27,47}, :566:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:475:29, :555:48]
      ex_reg_rs_lsb_0 <= _GEN_34 ? inst[1:0] : _GEN_33 ? id_rs_0[1:0] : (|_ibuf_io_inst_0_bits_inst_rs1) ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :391:81, :471:74, :476:26, :527:24, :558:24, :559:{23,38}, :560:{26,37}, :564:{27,47}, :565:21, :567:{24,31}, :785:17, :1332:19, :1337:25, :1340:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
      ex_reg_rs_lsb_1 <= _GEN_27 ? id_rs_1[1:0] : (|_ibuf_io_inst_0_bits_inst_rs2) ? (id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2}) : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :471:{74,82}, :476:26, :527:24, :558:24, :559:{23,38}, :560:{26,37}, :785:17, :1332:19, :1337:25, :1340:{31,39}, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
      if (_GEN_34)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:564:27]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :559:38, :564:47, :565:21, :568:{24,32}, :766:15]
      else if (_GEN_33)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:559:23]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :561:38, :785:17, :1332:19, :1337:25, :1340:{31,39}]
    end
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :517:22, :518:13, :954:104]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :517:22, :518:13, :954:104]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :623:46, :625:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :623:46, :625:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
      mem_ctrl_fence_i <= _GEN_30 | ex_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21, :626:14, :650:{24,48}, :652:24]
    end
    if (mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:296:36, :297:36, :301:36, :599:54]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
      wb_reg_cause <= _GEN_31 ? mem_reg_cause : {60'h0, _GEN_32 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :323:35, :658:64, :664:29, :665:20, src/main/scala/chisel3/util/Mux.scala:50:70]
      wb_reg_sfence <= mem_reg_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:27, :324:26]
      wb_reg_pc <= mem_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:308:23, :325:22]
      wb_reg_mem_size <= mem_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:310:29, :326:28]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:30, :327:29]
      wb_reg_inst <= mem_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :330:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:312:29, :331:28]
      wb_reg_wdata <= ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd ? io_fpu_toint_data : ~mem_reg_xcpt & (mem_ctrl_jalr ^ mem_npc_misaligned) ? {{24{_mem_br_target_T_9[39]}}, _mem_br_target_T_9} : mem_reg_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :300:36, :313:26, :332:25, :600:41, :608:70, :609:{26,27,41,59}, :690:{24,54}]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35, :355:35, :359:20, :388:19, :513:20, :515:62]
    ex_reg_valid <= ~ctrl_killd;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:281:35, :512:19, :954:104]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :388:19, :512:19, :571:41, :954:104]
      ex_reg_btb_resp_entry <= _ibuf_io_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :359:20]
      ex_reg_btb_resp_bht_history <= _ibuf_io_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :359:20]
      ex_reg_cause <= _csr_io_interrupt ? _csr_io_interrupt_cause : {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:35, :359:20, :388:19, :407:39, :424:19, src/main/scala/chisel3/util/Mux.scala:50:70]
      ex_reg_pc <= _ibuf_io_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22, :359:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :359:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28, :359:20]
    end
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:284:35, :512:19, :514:30, :954:104, :1284:26]
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:288:26, :355:35, :359:20, :513:{20,54}]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35, :296:36, :355:35, :513:20, :619:45]
    mem_reg_valid <= ~ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :587:48, :616:20]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :299:36, :623:46, :625:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36, :623:46, :625:28]
      mem_reg_rvc <= ex_reg_rvc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:282:35, :298:36]
      mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :299:36]
      mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :299:36]
    end
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:280:35, :284:35, :300:36, :587:48, :593:28, :616:20, :618:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:301:36, :355:35, :513:20, :586:33, :617:37]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :306:36, :623:46, :625:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:306:36, :623:46, :625:28]
      mem_reg_flush_pipe <= _GEN_30 | ex_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:285:35, :302:36, :632:24, :650:{24,48}, :653:26]
      mem_reg_cause <= ex_reg_cause;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:35, :303:36]
      mem_mem_cmd_bh <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28, :304:36, :589:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :305:36, :589:40, :628:33, :766:15, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,76}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :306:36, :589:40, :629:34, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
    end
    mem_reg_sfence <= ~_GEN_28 & (ex_pc_valid ? ex_sfence : mem_reg_sfence);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:307:27, :581:51, :590:44, :623:{23,46}, :624:20, :625:28, :630:20]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :313:26, :623:46, :625:28]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26, :623:46, :625:28]
      mem_reg_pc <= ex_reg_pc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22, :308:23]
      mem_reg_inst <= ex_reg_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :309:25]
      mem_reg_mem_size <= ex_reg_mem_size;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28, :310:29]
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:311:30, :388:19]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28, :312:29]
      mem_reg_wdata <= _alu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26, :489:19]
    end
    if (_GEN_28 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc | ex_sfence))) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :314:24, :581:51, :590:44, :623:{23,46}, :625:28, :646:{56,71}, :648:19]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :623:46, :625:28]
      mem_reg_rs2 <= _GEN_22[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:28:{13,19}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :290:28, :314:24, :647:21, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :315:25, :623:46, :625:28]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:315:25, :623:46, :625:28]
      mem_br_taken <= _alu_io_cmp_out;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:315:25, :489:19]
    wb_reg_valid <= ~ctrl_killm;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:35, :680:45, :683:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35, :684:34, :685:27, :739:53, :1284:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay | fpu_kill_mem) & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:301:36, :321:35, :675:55, :676:51, :677:55, :684:{31,34}, :739:53]
    wb_reg_flush_pipe <= ~ctrl_killm & mem_reg_flush_pipe;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:302:36, :322:35, :680:45, :683:19, :686:36]
    if (~ctrl_killd & _GEN_27)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :512:19, :517:22, :559:{23,38}, :561:26, :954:104]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :561:38, :785:17, :1332:19, :1337:25, :1340:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19, :499:36, :679:41, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    dcache_blocked_blocked <= ~io_dmem_req_ready & io_dmem_clock_enabled & ~io_dmem_perf_grant & (dcache_blocked_blocked | _arb_mem_io_out_valid | io_dmem_s2_nack);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:583:45, :907:22, :908:{63,83,116}, :1039:25]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:420:53, :735:42, :776:48, :911:25, :912:{50,72}, :967:47, :1162:53, :1284:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:319:35, :735:42, :967:{30,44,47}]
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14, :1205:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:{38,46}]
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14, :1207:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1207:{38,46}]
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :380:29]
      _r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :1311:29]
      _id_stall_fpu_r <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :1311:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_10) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :380:29, :411:29, :415:{37,52}, :416:38, :417:{23,38}, :512:19, :517:22, :522:{26,41}, :954:104, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
      if (ll_wen | _GEN_24)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:751:27, :768:44, :773:12, :873:28, :1318:17]
        _r <= _GEN_23 | (_GEN_24 ? _id_stall_fpu_T_3 : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :873:28, :1306:60, :1307:62, :1311:29, :1315:{49,58}]
      else if (ll_wen)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:751:27, :768:44, :773:12]
        _r <= _GEN_23;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1307:62, :1311:29]
      if (_id_stall_fpu_T_12 | io_fpu_sboard_clr)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1318:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11 & ~(io_fpu_sboard_clr ? 32'h1 << io_fpu_sboard_clra : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :1307:{62,64}, :1311:29, :1315:{49,58}]
      else if (_id_stall_fpu_T_12)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1318:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1307:62, :1311:29]
      else	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1318:17]
        _id_stall_fpu_r <= {32{_id_stall_fpu_T_6}} & _id_stall_fpu_T_4 | _id_stall_fpu_r;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:898:72, :1311:29, :1315:49, :1319:{18,23}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:52];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h35; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        id_reg_pause = _RANDOM[6'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25]
        ex_ctrl_fp = _RANDOM[6'h0][5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_rocc = _RANDOM[6'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_branch = _RANDOM[6'h0][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_jal = _RANDOM[6'h0][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_jalr = _RANDOM[6'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_rxs2 = _RANDOM[6'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_rxs1 = _RANDOM[6'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_sel_alu2 = _RANDOM[6'h0][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_sel_alu1 = _RANDOM[6'h0][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_sel_imm = _RANDOM[6'h0][18:16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_alu_dw = _RANDOM[6'h0][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_alu_fn = _RANDOM[6'h0][23:20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_mem = _RANDOM[6'h0][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_mem_cmd = _RANDOM[6'h0][29:25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_rfs1 = _RANDOM[6'h0][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_rfs2 = _RANDOM[6'h0][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:196:25, :276:20]
        ex_ctrl_wfd = _RANDOM[6'h1][1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        ex_ctrl_mul = _RANDOM[6'h1][2];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        ex_ctrl_div = _RANDOM[6'h1][3];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        ex_ctrl_wxd = _RANDOM[6'h1][4];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        ex_ctrl_csr = _RANDOM[6'h1][7:5];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        ex_ctrl_fence_i = _RANDOM[6'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
        mem_ctrl_fp = _RANDOM[6'h1][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_rocc = _RANDOM[6'h1][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_branch = _RANDOM[6'h1][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_jal = _RANDOM[6'h1][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_jalr = _RANDOM[6'h1][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_rxs2 = _RANDOM[6'h1][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_rxs1 = _RANDOM[6'h1][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :277:21]
        mem_ctrl_mem = _RANDOM[6'h2][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_rfs1 = _RANDOM[6'h2][6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_rfs2 = _RANDOM[6'h2][7];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_wfd = _RANDOM[6'h2][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_mul = _RANDOM[6'h2][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_div = _RANDOM[6'h2][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_wxd = _RANDOM[6'h2][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_csr = _RANDOM[6'h2][15:13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        mem_ctrl_fence_i = _RANDOM[6'h2][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
        wb_ctrl_rocc = _RANDOM[6'h2][22];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
        wb_ctrl_rxs2 = _RANDOM[6'h2][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
        wb_ctrl_rxs1 = _RANDOM[6'h2][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :278:20]
        wb_ctrl_mem = _RANDOM[6'h3][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_rfs1 = _RANDOM[6'h3][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_rfs2 = _RANDOM[6'h3][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_wfd = _RANDOM[6'h3][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_div = _RANDOM[6'h3][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_wxd = _RANDOM[6'h3][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_csr = _RANDOM[6'h3][23:21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        wb_ctrl_fence_i = _RANDOM[6'h3][24];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20]
        ex_reg_xcpt_interrupt = _RANDOM[6'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :280:35]
        ex_reg_valid = _RANDOM[6'h3][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :281:35]
        ex_reg_rvc = _RANDOM[6'h3][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :282:35]
        ex_reg_btb_resp_entry = _RANDOM[6'h5][16:12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35]
        ex_reg_btb_resp_bht_history = _RANDOM[6'h5][24:17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35]
        ex_reg_xcpt = _RANDOM[6'h5][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :284:35]
        ex_reg_flush_pipe = _RANDOM[6'h5][27];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :285:35]
        ex_reg_load_use = _RANDOM[6'h5][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :286:35]
        ex_reg_cause = {_RANDOM[6'h5][31:29], _RANDOM[6'h6], _RANDOM[6'h7][28:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:283:35, :287:35]
        ex_reg_replay = _RANDOM[6'h7][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:35, :288:26]
        ex_reg_pc = {_RANDOM[6'h7][31:30], _RANDOM[6'h8], _RANDOM[6'h9][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:287:35, :289:22]
        ex_reg_mem_size = _RANDOM[6'h9][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22, :290:28]
        ex_reg_inst = {_RANDOM[6'h9][31:9], _RANDOM[6'hA][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:289:22, :292:24]
        ex_reg_raw_inst = {_RANDOM[6'hA][31:9], _RANDOM[6'hB][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :293:28]
        mem_reg_xcpt_interrupt = _RANDOM[6'hB][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28, :296:36]
        mem_reg_valid = _RANDOM[6'hB][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28, :297:36]
        mem_reg_rvc = _RANDOM[6'hB][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:293:28, :298:36]
        mem_reg_btb_resp_entry = _RANDOM[6'hC][30:26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
        mem_reg_btb_resp_bht_history = {_RANDOM[6'hC][31], _RANDOM[6'hD][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
        mem_reg_xcpt = _RANDOM[6'hD][8];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36, :300:36]
        mem_reg_replay = _RANDOM[6'hD][9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36, :301:36]
        mem_reg_flush_pipe = _RANDOM[6'hD][10];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36, :302:36]
        mem_reg_cause = {_RANDOM[6'hD][31:11], _RANDOM[6'hE], _RANDOM[6'hF][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36, :303:36]
        mem_mem_cmd_bh = _RANDOM[6'hF][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :304:36]
        mem_reg_load = _RANDOM[6'hF][12];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :305:36]
        mem_reg_store = _RANDOM[6'hF][13];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :306:36]
        mem_reg_sfence = _RANDOM[6'hF][14];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :307:27]
        mem_reg_pc = {_RANDOM[6'hF][31:15], _RANDOM[6'h10][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:303:36, :308:23]
        mem_reg_inst = {_RANDOM[6'h10][31:23], _RANDOM[6'h11][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:308:23, :309:25]
        mem_reg_mem_size = _RANDOM[6'h11][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :310:29]
        mem_reg_hls_or_dv = _RANDOM[6'h11][25];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :311:30]
        mem_reg_raw_inst = {_RANDOM[6'h11][31:26], _RANDOM[6'h12][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:309:25, :312:29]
        mem_reg_wdata = {_RANDOM[6'h12][31:26], _RANDOM[6'h13], _RANDOM[6'h14][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:312:29, :313:26]
        mem_reg_rs2 = {_RANDOM[6'h14][31:26], _RANDOM[6'h15], _RANDOM[6'h16][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26, :314:24]
        mem_br_taken = _RANDOM[6'h16][26];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :315:25]
        wb_reg_valid = _RANDOM[6'h16][28];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :319:35]
        wb_reg_xcpt = _RANDOM[6'h16][29];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :320:35]
        wb_reg_replay = _RANDOM[6'h16][30];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :321:35]
        wb_reg_flush_pipe = _RANDOM[6'h16][31];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:314:24, :322:35]
        wb_reg_cause = {_RANDOM[6'h17], _RANDOM[6'h18]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:323:35]
        wb_reg_sfence = _RANDOM[6'h19][0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:324:26]
        wb_reg_pc = {_RANDOM[6'h19][31:1], _RANDOM[6'h1A][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:324:26, :325:22]
        wb_reg_mem_size = _RANDOM[6'h1A][10:9];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22, :326:28]
        wb_reg_hls_or_dv = _RANDOM[6'h1A][11];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22, :327:29]
        wb_reg_inst = {_RANDOM[6'h1A][31:14], _RANDOM[6'h1B][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22, :330:24]
        wb_reg_raw_inst = {_RANDOM[6'h1B][31:14], _RANDOM[6'h1C][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :331:28]
        wb_reg_wdata = {_RANDOM[6'h1C][31:14], _RANDOM[6'h1D], _RANDOM[6'h1E][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:331:28, :332:25]
        id_reg_fence = _RANDOM[6'h22][15];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29]
        ex_reg_rs_bypass_0 = _RANDOM[6'h22][16];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29, :475:29]
        ex_reg_rs_bypass_1 = _RANDOM[6'h22][17];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29, :475:29]
        ex_reg_rs_lsb_0 = _RANDOM[6'h22][19:18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29, :476:26]
        ex_reg_rs_lsb_1 = _RANDOM[6'h22][21:20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29, :476:26]
        ex_reg_rs_msb_0 = {_RANDOM[6'h22][31:22], _RANDOM[6'h23], _RANDOM[6'h24][19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:380:29, :477:26]
        ex_reg_rs_msb_1 = {_RANDOM[6'h24][31:20], _RANDOM[6'h25], _RANDOM[6'h26][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26]
        div_io_kill_REG = _RANDOM[6'h26][18];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :679:41]
        _r = {_RANDOM[6'h26][31:19], _RANDOM[6'h27][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:477:26, :1311:29]
        _id_stall_fpu_r = {_RANDOM[6'h27][31:19], _RANDOM[6'h28][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1311:29]
        dcache_blocked_blocked = _RANDOM[6'h28][19];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:907:22, :1311:29]
        rocc_blocked = _RANDOM[6'h28][20];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:911:25, :1311:29]
        io_imem_progress_REG = _RANDOM[6'h28][21];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:967:30, :1311:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM[6'h2C][31:15], _RANDOM[6'h2D], _RANDOM[6'h2E][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:46]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM[6'h2E][31:15], _RANDOM[6'h2F], _RANDOM[6'h30][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM[6'h30][31:15], _RANDOM[6'h31], _RANDOM[6'h32][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1205:38, :1207:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM[6'h32][31:15], _RANDOM[6'h33], _RANDOM[6'h34][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1207:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IBuf ibuf (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_btb_taken       (io_imem_resp_bits_btb_taken),
    .io_imem_bits_btb_bridx       (io_imem_resp_bits_btb_bridx),
    .io_imem_bits_btb_entry       (io_imem_resp_bits_btb_entry),
    .io_imem_bits_btb_bht_history (io_imem_resp_bits_btb_bht_history),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:35]
    .io_pc                        (_ibuf_io_pc),
    .io_btb_resp_entry            (_ibuf_io_btb_resp_entry),
    .io_btb_resp_bht_history      (_ibuf_io_btb_resp_bht_history),
    .io_inst_0_ready              (~ctrl_stalld),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:948:22, :977:28]
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_inst_rs3      (_ibuf_io_inst_0_bits_inst_rs3),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_31x64 rf_ext (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1325:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1326:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :1326:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:779:21, :1326:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:778:23, :779:21, :785:17, :1325:15, :1337:{16,25}]
    .W0_clk  (clock),
    .W0_data (coreMonitorBundle_wrdata)	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:780:21]
  );
  CSRFile_1 csr (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_interrupts_seip                 (io_interrupts_seip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :827:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:183:{9,15}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :319:35, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:332:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
    .io_decode_0_fp_illegal             (_csr_io_decode_0_fp_illegal),
    .io_decode_0_fp_csr                 (_csr_io_decode_0_fp_csr),
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dprv                     (io_dmem_req_bits_dprv),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_prv                      (_csr_io_status_prv),
    .io_status_v                        (_csr_io_status_v),
    .io_status_mxr                      (io_ptw_status_mxr),
    .io_status_sum                      (io_ptw_status_sum),
    .io_ptbr_mode                       (io_ptw_ptbr_mode),
    .io_ptbr_ppn                        (io_ptw_ptbr_ppn),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1284:26]
    .io_retire                          (wb_valid),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:776:45]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {59'h0, _GEN_3 ? 5'hF : _GEN_4 ? 5'hD : _GEN_5 ? 5'h17 : _GEN_6 ? 5'h15 : {2'h0, _GEN_7 ? 3'h7 : _GEN_8 ? 3'h5 : {1'h1, _GEN_9, 1'h0}}}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :320:35, :323:35, :527:24, :708:34, :709:34, :710:34, :711:34, :712:34, :713:34, :714:34, :1347:24, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_pc                              (wb_reg_pc),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:39] == 25'h0 | (&(wb_reg_wdata[63:39])) ? wb_reg_wdata[39] : ~(wb_reg_wdata[38]), wb_reg_wdata[38:0]} : 40'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:323:35, :332:25, :766:15, :803:38, :805:32, :806:{28,46}, :808:21, :1284:26, :1299:{17,23}, :1300:{18,21,29,34,46,51,54}, :1301:{8,16}, src/main/scala/chisel3/util/pla.scala:114:36]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:320:35, :327:29, :388:19, :802:24, :803:38, :807:{25,43,62,80}, :1284:26]
    .io_time                            (_csr_io_time),
    .io_fcsr_rm                         (io_fpu_fcsr_rm),
    .io_fcsr_flags_valid                (io_fpu_fcsr_flags_valid),
    .io_fcsr_flags_bits                 (io_fpu_fcsr_flags_bits),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_m                  (_csr_io_bp_0_control_m),
    .io_bp_0_control_s                  (_csr_io_bp_0_control_s),
    .io_bp_0_control_u                  (_csr_io_bp_0_control_u),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                     (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                     (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                     (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                     (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                     (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                      (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                      (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                     (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                     (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                     (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                     (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                     (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                      (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                      (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                     (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                     (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                     (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                     (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                     (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                      (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                      (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                     (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                     (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                     (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                     (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                     (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                      (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                      (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                     (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                     (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                     (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                     (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                     (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                      (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                      (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                     (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                     (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                     (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                     (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                     (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                      (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                      (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                     (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                     (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                     (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                     (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                     (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                      (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                      (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                     (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                     (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                     (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                     (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                     (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                      (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                      (io_ptw_pmp_7_mask),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:330:24, :331:28, :793:{46,50,66,73,91,119}]
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (io_ptw_customCSRs_csrs_0_value)
  );
  BreakpointUnit bpu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:424:19]
    .io_status_debug        (_csr_io_status_debug),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_status_prv          (_csr_io_status_prv),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_m      (_csr_io_bp_0_control_m),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_s      (_csr_io_bp_0_control_s),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_u      (_csr_io_bp_0_control_u),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
    .io_pc                  (_ibuf_io_pc[38:0]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :427:13]
    .io_ea                  (mem_reg_wdata[38:0]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:313:26, :428:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:489:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
    .io_in2       (_GEN_1[ex_ctrl_sel_alu2]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, src/main/scala/chisel3/util/Mux.scala:77:13]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{24{ex_reg_pc[39]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :289:22, :479:14, :766:15, src/main/scala/chisel3/util/Mux.scala:50:70, :77:13]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:498:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (_div_io_req_valid_T),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:499:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
    .io_req_bits_in1   (ex_rs_0),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14]
    .io_req_bits_in2   (ex_rs_1),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :463:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:678:68, :679:{31,41}]
    .io_resp_ready     (_GEN),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:748:21, :768:44, :769:23]
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  Arbiter_27 arb_mem (	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1039:25]
    .io_in_0_valid     (ex_reg_valid & ex_ctrl_mem),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :281:35, :1042:44]
    .io_in_0_bits_tag  ({2'h0, ex_reg_inst[11:7], ex_ctrl_fp}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20, :292:24, :463:29, :527:24, :1043:31]
    .io_in_0_bits_addr ({ex_rs_0[63:39] == 25'h0 | (&(ex_rs_0[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14, :489:19, :1299:{17,23}, :1300:{18,21,29,34,46,51,54}, :1301:{8,16}, src/main/scala/chisel3/util/pla.scala:114:36]
    .io_in_0_bits_cmd  (ex_ctrl_mem_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:276:20]
    .io_in_0_bits_size (ex_reg_mem_size),	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:290:28]
    .io_in_1_ready     (io_mem_acc_io_row_ready),
    .io_in_1_valid     (io_mem_acc_io_row_valid),
    .io_in_1_bits_tag  (io_mem_acc_io_row_bits_tag),
    .io_in_1_bits_addr (io_mem_acc_io_row_bits_addr),
    .io_in_1_bits_cmd  (io_mem_acc_io_row_bits_cmd),
    .io_in_1_bits_size (io_mem_acc_io_row_bits_size),
    .io_in_2_ready     (io_mem_acc_io_0_ready),
    .io_in_2_valid     (io_mem_acc_io_0_valid),
    .io_in_2_bits_tag  (io_mem_acc_io_0_bits_tag),
    .io_in_2_bits_addr (io_mem_acc_io_0_bits_addr),
    .io_in_2_bits_cmd  (io_mem_acc_io_0_bits_cmd),
    .io_in_2_bits_size (io_mem_acc_io_0_bits_size),
    .io_in_3_ready     (io_mem_acc_io_1_ready),
    .io_in_3_valid     (io_mem_acc_io_1_valid),
    .io_in_3_bits_tag  (io_mem_acc_io_1_bits_tag),
    .io_in_3_bits_addr (io_mem_acc_io_1_bits_addr),
    .io_in_3_bits_cmd  (io_mem_acc_io_1_bits_cmd),
    .io_in_3_bits_size (io_mem_acc_io_1_bits_size),
    .io_in_4_ready     (io_mem_acc_io_2_ready),
    .io_in_4_valid     (io_mem_acc_io_2_valid),
    .io_in_4_bits_tag  (io_mem_acc_io_2_bits_tag),
    .io_in_4_bits_addr (io_mem_acc_io_2_bits_addr),
    .io_in_4_bits_cmd  (io_mem_acc_io_2_bits_cmd),
    .io_in_4_bits_size (io_mem_acc_io_2_bits_size),
    .io_out_ready      (io_dmem_req_ready),
    .io_out_valid      (_arb_mem_io_out_valid),
    .io_out_bits_tag   (_arb_mem_io_out_bits_tag),
    .io_out_bits_addr  (io_dmem_req_bits_addr),
    .io_out_bits_cmd   (io_dmem_req_bits_cmd),
    .io_out_bits_size  (io_dmem_req_bits_size)
  );
  PlusArgTimeout PlusArgTimeout (	// @[generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19, generators/rocket-chip/src/main/scala/util/PlusArg.scala:89:82]
  );
  assign io_imem_req_valid = take_pc_mem_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:355:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:325:22, :388:19, :604:129, :738:36, :959:{8,17}, :960:8, :1284:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:684:34, :739:53]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;
  assign io_imem_sfence_bits_rs1 = _io_imem_sfence_bits_rs1_output;
  assign io_imem_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:326:28, :970:45]
  assign io_imem_sfence_bits_addr = wb_reg_wdata[38:0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:332:25, :971:28]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & mem_wrong_npc & (~mem_cfi | _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :297:36, :601:25, :606:8, :610:50, :684:34, :739:53, :979:{77,81,90}]
  assign io_imem_btb_update_bits_prediction_entry = mem_reg_btb_resp_entry;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
  assign io_imem_btb_update_bits_pc = _io_imem_btb_update_bits_pc_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:988:66]
  assign io_imem_btb_update_bits_isValid = mem_cfi;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:610:50]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:987:69]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & mem_reg_inst[7] ? 2'h2 : mem_ctrl_jalr & {mem_reg_inst[19:18], mem_reg_inst[16:15]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :277:21, :309:25, :464:31, :982:{8,23,41,53}, :983:{8,23,64}, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:297:36, :684:34, :739:53, :992:45]
  assign io_imem_bht_update_bits_prediction_history = mem_reg_btb_resp_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:299:36]
  assign io_imem_bht_update_bits_pc = _io_imem_btb_update_bits_pc_output;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:988:66]
  assign io_imem_bht_update_bits_branch = mem_ctrl_branch;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21]
  assign io_imem_bht_update_bits_taken = mem_br_taken;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:315:25]
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:606:8]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:278:20, :319:35, :962:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:967:30]
  assign io_dmem_req_valid = _arb_mem_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1039:25]
  assign io_dmem_req_bits_tag = _arb_mem_io_out_bits_tag[6:0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1039:25, :1054:26]
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:292:24, :1133:{30,75}]
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  assign io_dmem_req_bits_phys = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  assign io_dmem_req_bits_no_alloc = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  assign io_dmem_req_bits_no_xcpt = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  assign io_dmem_req_bits_data = 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15]
  assign io_dmem_req_bits_mask = 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15]
  assign io_dmem_s1_kill = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  assign io_dmem_s1_data_data = mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:277:21, :314:24, :1085:65]
  assign io_dmem_s1_data_mask = 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15]
  assign io_dmem_s2_kill = 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14]
  assign io_dmem_keep_clock_enabled = _ibuf_io_inst_0_valid & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29) & ~_csr_io_csr_stall;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20, :388:19, :1160:{70,73}, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;
  assign io_ptw_sfence_bits_rs1 = _io_imem_sfence_bits_rs1_output;
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:388:19]
  assign io_fpu_inst = _ibuf_io_inst_0_bits_inst_bits;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:359:20]
  assign io_fpu_fromint_data = ex_rs_0;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:479:14]
  assign io_fpu_dmem_resp_val = dmem_resp_valid & io_dmem_resp_bits_tag[0];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:742:45, :745:44, :1007:43]
  assign io_fpu_dmem_resp_type = {1'h0, io_dmem_resp_bits_size};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :1009:25]
  assign io_fpu_dmem_resp_tag = io_dmem_resp_bits_tag[5:1];	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:744:46]
  assign io_fpu_dmem_resp_data = io_dmem_resp_bits_data_word_bypass;
  assign io_fpu_valid = ~ctrl_killd & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63);	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:512:19, :954:104, :1002:31, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  assign io_fpu_killx = ctrl_killx;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:587:48]
  assign io_fpu_killm = killm_common;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:678:68]
  assign io_valid_mem = io_dmem_resp_valid | io_dmem_perf_grant;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1109:44]
  assign io_asan_data_out = {32'h0, io_dmem_resp_bits_data[7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:766:15, :1111:{26,51}]
  assign io_resp_tag = {1'h0, io_dmem_resp_bits_tag};	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:126:14, :1112:21]
endmodule

