INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file defines.v [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:2]
INFO: [VRFC 10-311] analyzing module ctrl
ERROR: [VRFC 10-1532] use of undefined macro RstEnable [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:13]
ERROR: [VRFC 10-1412] syntax error near ) [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:13]
ERROR: [VRFC 10-1412] syntax error near else [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:15]
ERROR: [VRFC 10-1532] use of undefined macro Stop [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:15]
ERROR: [VRFC 10-1412] syntax error near else [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:17]
ERROR: [VRFC 10-1412] syntax error near else [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:19]
ERROR: [VRFC 10-1040] module ctrl ignored due to previous errors [E:/Code/Vivado/MIPS32/project.srcs/sources_1/new/ctrl.v:4]
