Analysis & Synthesis report for riptide_rom_programmer
Sat Jan 15 21:25:47 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated
 16. Source assignments for data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated
 17. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: program_rom:rom_inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: data_ram:ram_inst|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "RIPTIDE_III:CPU_inst"
 23. Port Connectivity Checks: "interrupt_controller:intcon_inst"
 24. Port Connectivity Checks: "timer:timer_inst"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 21:25:47 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; riptide_rom_programmer                      ;
; Top-level Entity Name              ; R3_programmer                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,932                                       ;
;     Total combinational functions  ; 1,322                                       ;
;     Dedicated logic registers      ; 1,153                                       ;
; Total registers                    ; 1153                                        ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+--------------------+------------------------+
; Option                                                           ; Setting            ; Default Value          ;
+------------------------------------------------------------------+--------------------+------------------------+
; Device                                                           ; EP4CE6E22C8        ;                        ;
; Top-level entity name                                            ; R3_programmer      ; riptide_rom_programmer ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V              ;
; Maximum processors allowed for parallel compilation              ; 8                  ;                        ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                     ;
; Use smart compilation                                            ; Off                ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                      ; Off                ; Off                    ;
; Restructure Multiplexers                                         ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                    ;
; Preserve fewer node names                                        ; On                 ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                         ; Auto               ; Auto                   ;
; Safe State Machine                                               ; Off                ; Off                    ;
; Extract Verilog State Machines                                   ; On                 ; On                     ;
; Extract VHDL State Machines                                      ; On                 ; On                     ;
; Ignore Verilog initial constructs                                ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                     ;
; Parallel Synthesis                                               ; On                 ; On                     ;
; DSP Block Balancing                                              ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                               ; On                 ; On                     ;
; Power-Up Don't Care                                              ; On                 ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                    ;
; Remove Duplicate Registers                                       ; On                 ; On                     ;
; Ignore CARRY Buffers                                             ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                ; Off                    ;
; Ignore SOFT Buffers                                              ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                    ;
; Optimization Technique                                           ; Balanced           ; Balanced               ;
; Carry Chain Length                                               ; 70                 ; 70                     ;
; Auto Carry Chains                                                ; On                 ; On                     ;
; Auto Open-Drain Pins                                             ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                    ;
; Auto ROM Replacement                                             ; On                 ; On                     ;
; Auto RAM Replacement                                             ; On                 ; On                     ;
; Auto DSP Block Replacement                                       ; On                 ; On                     ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                 ; On                     ;
; Strict RAM Replacement                                           ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                    ;
; Auto RAM Block Balancing                                         ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                    ;
; Auto Resource Sharing                                            ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                    ;
; Timing-Driven Synthesis                                          ; On                 ; On                     ;
; Report Parameter Settings                                        ; On                 ; On                     ;
; Report Source Assignments                                        ; On                 ; On                     ;
; Report Connectivity Checks                                       ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                    ;
; Synchronization Register Chain Length                            ; 2                  ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                    ;
; Clock MUX Protection                                             ; On                 ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                    ;
; Block Design Naming                                              ; Auto               ; Auto                   ;
; SDC constraint protection                                        ; Off                ; Off                    ;
; Synthesis Effort                                                 ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                     ;
+------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; UART.sv                          ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/UART.sv                                            ;         ;
; toplevel.v                       ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/toplevel.v                                         ;         ;
; timer.sv                         ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/timer.sv                                           ;         ;
; serial.sv                        ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/serial.sv                                          ;         ;
; interrupt_controller.sv          ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/interrupt_controller.sv                            ;         ;
; I2C_ri.sv                        ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/I2C_ri.sv                                          ;         ;
; I2C_phy.sv                       ; yes             ; User SystemVerilog HDL File            ; E:/riptide_rom_programmer/I2C_phy.sv                                         ;         ;
; CPU/shift_merge.v                ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/shift_merge.v                                  ;         ;
; CPU/RIPTIDE-III.v                ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/RIPTIDE-III.v                                  ;         ;
; CPU/right_rotate.v               ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/right_rotate.v                                 ;         ;
; CPU/PC.v                         ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/PC.v                                           ;         ;
; CPU/mask_unit.v                  ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/mask_unit.v                                    ;         ;
; CPU/internal_mem.v               ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/internal_mem.v                                 ;         ;
; CPU/hazard_unit.v                ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/hazard_unit.v                                  ;         ;
; CPU/decode_unit.v                ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/decode_unit.v                                  ;         ;
; CPU/ALU.v                        ; yes             ; User Verilog HDL File                  ; E:/riptide_rom_programmer/CPU/ALU.v                                          ;         ;
; data_ram.v                       ; yes             ; User Wizard-Generated File             ; E:/riptide_rom_programmer/data_ram.v                                         ;         ;
; program_rom.v                    ; yes             ; User Wizard-Generated File             ; E:/riptide_rom_programmer/program_rom.v                                      ;         ;
; PLL0.v                           ; yes             ; User Wizard-Generated File             ; E:/riptide_rom_programmer/PLL0.v                                             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll0_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; E:/riptide_rom_programmer/db/pll0_altpll.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_uob1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/riptide_rom_programmer/db/altsyncram_uob1.tdf                             ;         ;
; riptide_rom_programmer.mif       ; yes             ; Auto-Found Memory Initialization File  ; E:/riptide_rom_programmer/riptide_rom_programmer.mif                         ;         ;
; db/altsyncram_a8g1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/riptide_rom_programmer/db/altsyncram_a8g1.tdf                             ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,932                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 1322                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 690                                                                               ;
;     -- 3 input functions                    ; 434                                                                               ;
;     -- <=2 input functions                  ; 198                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 1250                                                                              ;
;     -- arithmetic mode                      ; 72                                                                                ;
;                                             ;                                                                                   ;
; Total registers                             ; 1153                                                                              ;
;     -- Dedicated logic registers            ; 1153                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 14                                                                                ;
; Total memory bits                           ; 131072                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1178                                                                              ;
; Total fan-out                               ; 8196                                                                              ;
; Average fan-out                             ; 3.24                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+----------------------+--------------+
; |R3_programmer                            ; 1322 (43)           ; 1153 (13)                 ; 131072      ; 0            ; 0       ; 0         ; 14   ; 0            ; |R3_programmer                                                                                     ; R3_programmer        ; work         ;
;    |I2C_ri:i2c_ri_inst|                   ; 73 (17)             ; 60 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|I2C_ri:i2c_ri_inst                                                                  ; I2C_ri               ; work         ;
;       |I2C_phy:i2c_phy_inst|              ; 56 (56)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst                                             ; I2C_phy              ; work         ;
;    |PLL0:PLL_inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|PLL0:PLL_inst                                                                       ; PLL0                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|PLL0:PLL_inst|altpll:altpll_component                                               ; altpll               ; work         ;
;          |PLL0_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated                    ; PLL0_altpll          ; work         ;
;    |RIPTIDE_III:CPU_inst|                 ; 846 (96)            ; 786 (165)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst                                                                ; RIPTIDE_III          ; work         ;
;       |ALU:ALU0|                          ; 40 (40)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|ALU:ALU0                                                       ; ALU                  ; work         ;
;       |PC:PC0|                            ; 317 (157)           ; 320 (99)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0                                                         ; PC                   ; work         ;
;          |call_stack:cstack0|             ; 160 (160)           ; 221 (221)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0                                      ; call_stack           ; work         ;
;       |decode_unit:decode_unit0|          ; 100 (100)           ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0                                       ; decode_unit          ; work         ;
;       |hazard_unit:hazard_unit0|          ; 18 (18)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|hazard_unit:hazard_unit0                                       ; hazard_unit          ; work         ;
;       |mask_unit:mask0|                   ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|mask_unit:mask0                                                ; mask_unit            ; work         ;
;       |reg_file:reg_file0|                ; 124 (124)           ; 144 (144)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|reg_file:reg_file0                                             ; reg_file             ; work         ;
;       |right_rotate:right_rotate0|        ; 28 (28)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|right_rotate:right_rotate0                                     ; right_rotate         ; work         ;
;       |right_rotate:right_rotate1|        ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|right_rotate:right_rotate1                                     ; right_rotate         ; work         ;
;       |shift_merge:shift_merge0|          ; 100 (100)           ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|RIPTIDE_III:CPU_inst|shift_merge:shift_merge0                                       ; shift_merge          ; work         ;
;    |data_ram:ram_inst|                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|data_ram:ram_inst                                                                   ; data_ram             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|data_ram:ram_inst|altsyncram:altsyncram_component                                   ; altsyncram           ; work         ;
;          |altsyncram_a8g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated    ; altsyncram_a8g1      ; work         ;
;    |interrupt_controller:intcon_inst|     ; 54 (54)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|interrupt_controller:intcon_inst                                                    ; interrupt_controller ; work         ;
;    |program_rom:rom_inst|                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|program_rom:rom_inst                                                                ; program_rom          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|program_rom:rom_inst|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;          |altsyncram_uob1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated ; altsyncram_uob1      ; work         ;
;    |serial:serial_inst|                   ; 225 (15)            ; 226 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|serial:serial_inst                                                                  ; serial               ; work         ;
;       |UART:UART_inst|                    ; 85 (85)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|serial:serial_inst|UART:UART_inst                                                   ; UART                 ; work         ;
;       |queue_8_8:rx_queue|                ; 62 (62)             ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|serial:serial_inst|queue_8_8:rx_queue                                               ; queue_8_8            ; work         ;
;       |queue_8_8:tx_queue|                ; 63 (63)             ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|serial:serial_inst|queue_8_8:tx_queue                                               ; queue_8_8            ; work         ;
;    |timer:timer_inst|                     ; 81 (81)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |R3_programmer|timer:timer_inst                                                                    ; timer                ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None                       ;
; program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 16           ; --           ; --           ; 65536 ; riptide_rom_programmer.mif ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |R3_programmer|PLL0:PLL_inst        ; PLL0.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |R3_programmer|data_ram:ram_inst    ; data_ram.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |R3_programmer|program_rom:rom_inst ; program_rom.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                            ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------+
; RIPTIDE_III:CPU_inst|PC:PC0|p_miss                               ; Stuck at GND due to stuck port data_in                                        ;
; RIPTIDE_III:CPU_inst|PC:PC0|prev_p_miss                          ; Stuck at GND due to stuck port data_in                                        ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12..15]                  ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11]                           ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[10]                           ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[10]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[9]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[9]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[8]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[6]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[6]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[5]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[5]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]                            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|merge_mask[0]      ; Stuck at GND due to stuck port data_in                                        ;
; interrupt_controller:intcon_inst|prev_in[5]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|WC_reg             ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg      ;
; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_w_data[0]           ; Merged with RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|shift_reg[0]        ;
; serial:serial_inst|queue_8_8:tx_queue|prev_pop                   ; Merged with serial:serial_inst|UART:UART_inst|prev_tx_req                     ;
; RIPTIDE_III:CPU_inst|latch_wren4                                 ; Merged with RIPTIDE_III:CPU_inst|WC4                                          ;
; RIPTIDE_III:CPU_inst|latch_wren3                                 ; Merged with RIPTIDE_III:CPU_inst|WC3                                          ;
; RIPTIDE_III:CPU_inst|latch_wren2                                 ; Merged with RIPTIDE_III:CPU_inst|WC2                                          ;
; RIPTIDE_III:CPU_inst|latch_wren1                                 ; Merged with RIPTIDE_III:CPU_inst|WC1                                          ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[0] ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|n_LB_w_reg         ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_address_w_reg ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[1] ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[2] ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[4] ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|n_LB_r_reg         ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[11]  ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[2]   ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]  ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[1]   ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|rotate_S0_reg[0]   ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_I_field_reg[3] ; Merged with RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]   ;
; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12..15]                       ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[15]                  ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[15]    ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[14]                  ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[14]    ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[13]                  ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[13]    ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[12]                  ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[12] ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[12]    ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~15      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~31      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~47      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~63      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~79      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~95      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~111     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~127     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~143     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~159     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~175     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~191     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~207     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~223     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~239     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~255     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~14      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~30      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~46      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~62      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~78      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~94      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~110     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~126     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~142     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~158     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~174     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~190     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~206     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~222     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~238     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~254     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~13      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~29      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~45      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~61      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~77      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~93      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~109     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~125     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~141     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~157     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~173     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~189     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~205     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~221     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~237     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~253     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~12      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~28      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~44      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~60      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~76      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~92      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~108     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~124     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~140     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~156     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~172     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~188     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~204     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~220     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~236     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~252     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[15]                         ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15]            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[15]     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[14]                         ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14]            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[14]     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[13]                         ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13]            ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[13]     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                          ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[12]     ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                      ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[12]                         ; Lost fanout                                                                   ;
; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12]            ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 154                          ;                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; RIPTIDE_III:CPU_inst|PC:PC0|p_miss                          ; Stuck at GND              ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15],                                        ;
;                                                             ; due to stuck port data_in ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11],                                             ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[10],                                             ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[10], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[9], ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[9], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[8],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[6],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[6],                                         ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[5],                                         ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1], RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0],  ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0], RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15], ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14], RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13],     ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12],                                             ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[15],                                    ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[15],                      ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[14],                                    ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[14],                      ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[13],                                    ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[13],                      ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|xec_return_addr[12],                                    ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[12],                   ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|output_buf[12],                      ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12], RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15],   ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~79,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~95,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~127,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~143,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~175,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~191,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~207,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~223,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~239,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~255,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~30,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~46,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~62,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~126,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~174,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~190,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~206,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~222,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~238,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~254,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~29,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~61,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~77,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~93,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~125,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~189,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~205,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~221,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~237,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~253,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~44,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~60,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~92,                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~124,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~140,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~172,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~188,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~220,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~236,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~252,                       ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[15],                                           ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15],                              ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[14],                                           ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14],                              ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[13],                                           ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13],                              ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12],                                            ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12],                                        ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_next_I[12],                                           ;
;                                                             ;                           ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12]                               ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~15 ; Lost Fanouts              ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[15]                        ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~14 ; Lost Fanouts              ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[14]                        ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~13 ; Lost Fanouts              ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[13]                        ;
; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem~12 ; Lost Fanouts              ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|input_buf[12]                        ;
+-------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1153  ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 189   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 702   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; serial:serial_inst|queue_8_8:tx_queue|empty          ; 10      ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[10] ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c      ; 8       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[9]  ; 1       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[0]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[1]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[2]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[3]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[4]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[5]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[6]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[7]  ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[8]  ; 2       ;
; serial:serial_inst|queue_8_8:rx_queue|empty          ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[0]        ; 3       ;
; serial:serial_inst|UART:UART_inst|rx_frame[1]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_s               ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[2]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[4]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[3]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[6]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[5]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[8]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[7]        ; 2       ;
; serial:serial_inst|UART:UART_inst|rx_frame[9]        ; 1       ;
; Total number of inverted registers = 25              ;         ;
+------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R3_programmer|I2C_ri:i2c_ri_inst|to_CPU[7]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |R3_programmer|I2C_ri:i2c_ri_inst|to_CPU[6]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |R3_programmer|timer:timer_inst|to_cpu[4]                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |R3_programmer|timer:timer_inst|to_cpu[3]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|queue_8_8:tx_queue|write_addr[0]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |R3_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_div[4]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R3_programmer|I2C_ri:i2c_ri_inst|start_req                                 ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|alu_I_field1[2]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R3_programmer|interrupt_controller:intcon_inst|control[0]                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|interrupt_controller:intcon_inst|status[0]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|UART:UART_inst|rx_data[2]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|queue_8_8:rx_queue|read_addr[0]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|queue_8_8:tx_queue|read_addr[2]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|UART:UART_inst|tx_timer[0]                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|ALU:ALU0|alu_reg[5]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[12]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|timer:timer_inst|counter[3]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|timer:timer_inst|counter[13]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|timer:timer_inst|counter[20]                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|serial:serial_inst|UART:UART_inst|rx_timer[2]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|reg_file:reg_file0|a_reg[1]             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |R3_programmer|serial:serial_inst|UART:UART_inst|tx_frame[2]                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RC_reg         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |R3_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[9]          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |R3_programmer|serial:serial_inst|UART:UART_inst|rx_frame[8]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |R3_programmer|RIPTIDE_III:CPU_inst|alu_b_mux_out[0]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |R3_programmer|RIPTIDE_III:CPU_inst|reg_file:reg_file0|a_data[0]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |R3_programmer|RIPTIDE_III:CPU_inst|shift_merge:shift_merge0|Mux3           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------+
; Parameter Name                     ; Value                      ; Type                            ;
+------------------------------------+----------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                         ;
; WIDTH_A                            ; 16                         ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                         ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                       ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                         ;
; WIDTH_B                            ; 1                          ; Untyped                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                         ;
; INIT_FILE                          ; riptide_rom_programmer.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_uob1            ; Untyped                         ;
+------------------------------------+----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_a8g1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; program_rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; data_ram:ram_inst|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RIPTIDE_III:CPU_inst"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; p_cache_miss ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_cache_miss ; Input  ; Info     ; Stuck at GND                                                                        ;
; A[15..12]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_controller:intcon_inst" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in5  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "timer:timer_inst" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; hsync ; Input ; Info     ; Stuck at VCC      ;
; vsync ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 1153                        ;
;     CLR               ; 141                         ;
;     ENA               ; 617                         ;
;     ENA CLR           ; 29                          ;
;     ENA CLR SCLR SLD  ; 4                           ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 4                           ;
;     SCLR              ; 41                          ;
;     SLD               ; 37                          ;
;     plain             ; 232                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1322                        ;
;     arith             ; 72                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 17                          ;
;     normal            ; 1250                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 417                         ;
;         4 data inputs ; 690                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 15 21:25:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riptide_rom_programmer -c riptide_rom_programmer
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: Testbench File: E:/riptide_rom_programmer/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: UART File: E:/riptide_rom_programmer/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.v
    Info (12023): Found entity 1: R3_programmer File: E:/riptide_rom_programmer/toplevel.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: timer File: E:/riptide_rom_programmer/timer.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file serial.sv
    Info (12023): Found entity 1: serial File: E:/riptide_rom_programmer/serial.sv Line: 1
    Info (12023): Found entity 2: queue_8_8 File: E:/riptide_rom_programmer/serial.sv Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_controller.sv
    Info (12023): Found entity 1: interrupt_controller File: E:/riptide_rom_programmer/interrupt_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ri.sv
    Info (12023): Found entity 1: I2C_ri File: E:/riptide_rom_programmer/I2C_ri.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_phy.sv
    Info (12023): Found entity 1: I2C_phy File: E:/riptide_rom_programmer/I2C_phy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/shift_merge.v
    Info (12023): Found entity 1: shift_merge File: E:/riptide_rom_programmer/CPU/shift_merge.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/riptide-iii.v
    Info (12023): Found entity 1: RIPTIDE_III File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/right_rotate.v
    Info (12023): Found entity 1: right_rotate File: E:/riptide_rom_programmer/CPU/right_rotate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/pc.v
    Info (12023): Found entity 1: PC File: E:/riptide_rom_programmer/CPU/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/mask_unit.v
    Info (12023): Found entity 1: mask_unit File: E:/riptide_rom_programmer/CPU/mask_unit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cpu/internal_mem.v
    Info (12023): Found entity 1: reg_file File: E:/riptide_rom_programmer/CPU/internal_mem.v Line: 1
    Info (12023): Found entity 2: call_stack File: E:/riptide_rom_programmer/CPU/internal_mem.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file cpu/hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: E:/riptide_rom_programmer/CPU/hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/decode_unit.v
    Info (12023): Found entity 1: decode_unit File: E:/riptide_rom_programmer/CPU/decode_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: ALU File: E:/riptide_rom_programmer/CPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_ram.v
    Info (12023): Found entity 1: data_ram File: E:/riptide_rom_programmer/data_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file program_rom.v
    Info (12023): Found entity 1: program_rom File: E:/riptide_rom_programmer/program_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll0.v
    Info (12023): Found entity 1: PLL0 File: E:/riptide_rom_programmer/PLL0.v Line: 39
Info (12127): Elaborating entity "R3_programmer" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 99
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component" File: E:/riptide_rom_programmer/PLL0.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component" File: E:/riptide_rom_programmer/PLL0.v Line: 90
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter: File: E:/riptide_rom_programmer/PLL0.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: E:/riptide_rom_programmer/db/pll0_altpll.v Line: 29
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "program_rom" for hierarchy "program_rom:rom_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "program_rom:rom_inst|altsyncram:altsyncram_component" File: E:/riptide_rom_programmer/program_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "program_rom:rom_inst|altsyncram:altsyncram_component" File: E:/riptide_rom_programmer/program_rom.v Line: 81
Info (12133): Instantiated megafunction "program_rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/riptide_rom_programmer/program_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "riptide_rom_programmer.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uob1.tdf
    Info (12023): Found entity 1: altsyncram_uob1 File: E:/riptide_rom_programmer/db/altsyncram_uob1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uob1" for hierarchy "program_rom:rom_inst|altsyncram:altsyncram_component|altsyncram_uob1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:ram_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 148
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_ram:ram_inst|altsyncram:altsyncram_component" File: E:/riptide_rom_programmer/data_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "data_ram:ram_inst|altsyncram:altsyncram_component" File: E:/riptide_rom_programmer/data_ram.v Line: 85
Info (12133): Instantiated megafunction "data_ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/riptide_rom_programmer/data_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a8g1.tdf
    Info (12023): Found entity 1: altsyncram_a8g1 File: E:/riptide_rom_programmer/db/altsyncram_a8g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a8g1" for hierarchy "data_ram:ram_inst|altsyncram:altsyncram_component|altsyncram_a8g1:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "I2C_ri" for hierarchy "I2C_ri:i2c_ri_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 168
Info (12128): Elaborating entity "I2C_phy" for hierarchy "I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst" File: E:/riptide_rom_programmer/I2C_ri.sv Line: 96
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 190
Info (12128): Elaborating entity "queue_8_8" for hierarchy "serial:serial_inst|queue_8_8:tx_queue" File: E:/riptide_rom_programmer/serial.sv Line: 74
Info (12128): Elaborating entity "UART" for hierarchy "serial:serial_inst|UART:UART_inst" File: E:/riptide_rom_programmer/serial.sv Line: 76
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 210
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "interrupt_controller:intcon_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 230
Info (12128): Elaborating entity "RIPTIDE_III" for hierarchy "RIPTIDE_III:CPU_inst" File: E:/riptide_rom_programmer/toplevel.v Line: 276
Info (12128): Elaborating entity "reg_file" for hierarchy "RIPTIDE_III:CPU_inst|reg_file:reg_file0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 342
Info (12128): Elaborating entity "right_rotate" for hierarchy "RIPTIDE_III:CPU_inst|right_rotate:right_rotate0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 351
Info (12128): Elaborating entity "mask_unit" for hierarchy "RIPTIDE_III:CPU_inst|mask_unit:mask0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 361
Info (12128): Elaborating entity "ALU" for hierarchy "RIPTIDE_III:CPU_inst|ALU:ALU0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 373
Info (12128): Elaborating entity "shift_merge" for hierarchy "RIPTIDE_III:CPU_inst|shift_merge:shift_merge0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 385
Info (12128): Elaborating entity "PC" for hierarchy "RIPTIDE_III:CPU_inst|PC:PC0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 407
Info (12128): Elaborating entity "call_stack" for hierarchy "RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0" File: E:/riptide_rom_programmer/CPU/PC.v Line: 42
Info (12128): Elaborating entity "decode_unit" for hierarchy "RIPTIDE_III:CPU_inst|decode_unit:decode_unit0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 441
Info (12128): Elaborating entity "hazard_unit" for hierarchy "RIPTIDE_III:CPU_inst|hazard_unit:hazard_unit0" File: E:/riptide_rom_programmer/CPU/RIPTIDE-III.v Line: 475
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "serial:serial_inst|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size File: E:/riptide_rom_programmer/serial.sv Line: 85
    Info (276004): RAM logic "serial:serial_inst|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size File: E:/riptide_rom_programmer/serial.sv Line: 85
    Info (276006): RAM logic "RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|stack_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute File: E:/riptide_rom_programmer/CPU/internal_mem.v Line: 93
Info (286030): Timing-Driven Synthesis is running
Info (17049): 134 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/riptide_rom_programmer/output_files/riptide_rom_programmer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2003 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1964 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 684 megabytes
    Info: Processing ended: Sat Jan 15 21:25:47 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/riptide_rom_programmer/output_files/riptide_rom_programmer.map.smsg.


