Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 83dd8947be2f4bbaa53decf96b46ea36 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot im_tb_behav xil_defaultlib.im_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture struct_4byte_wide of entity xil_defaultlib.IM [im_default]
Compiling architecture behavior of entity xil_defaultlib.im_tb
Built simulation snapshot im_tb_behav
