{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702030728770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702030728771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 13:18:48 2023 " "Processing started: Fri Dec 08 13:18:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702030728771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030728771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030728771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702030729131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702030729131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasir/desktop/project_2_ organization/ps3/my_modules/my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasir/desktop/project_2_ organization/ps3/my_modules/my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_xor " "Found entity 1: my_xor" {  } { { "../PS3/my_modules/my_xor.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/PS3/my_modules/my_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736493 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "my_testbench.v(10) " "Verilog HDL literal error at my_testbench.v(10): a sized number cannot have zero size" {  } { { "../PS3/my_modules/my_testbench.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/PS3/my_modules/my_testbench.v" 10 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Analysis & Synthesis" 0 -1 1702030736507 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "my_testbench my_testbench.v(1) " "Ignored design unit \"my_testbench\" at my_testbench.v(1) due to previous errors" {  } { { "../PS3/my_modules/my_testbench.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/PS3/my_modules/my_testbench.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1702030736507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasir/desktop/project_2_ organization/ps3/my_modules/my_testbench.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/yasir/desktop/project_2_ organization/ps3/my_modules/my_testbench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasir/desktop/project_2_ organization/ps3/my_modules/my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasir/desktop/project_2_ organization/ps3/my_modules/my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Found entity 1: my_or" {  } { { "../PS3/my_modules/my_or.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/PS3/my_modules/my_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasir/desktop/project_2_ organization/ps3/my_modules/my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasir/desktop/project_2_ organization/ps3/my_modules/my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and " "Found entity 1: my_and" {  } { { "../PS3/my_modules/my_and.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/PS3/my_modules/my_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/testing/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/testing/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4bit " "Found entity 1: full_adder_4bit" {  } { { "full_adder_4bit.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/testing/full_adder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/yasir/Desktop/project_2_ organization/testing/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702030736516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702030736570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 08 13:18:56 2023 " "Processing ended: Fri Dec 08 13:18:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702030736570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702030736570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702030736570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030736570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702030737195 ""}
