<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SSB_TOP_v3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s02_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s03_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s02_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S02_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s03_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S03_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_BUSIF">m01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_RESET">m01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_BUSIF">s01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s02_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s02_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S02_AXIS_ACLK.ASSOCIATED_BUSIF">s02_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S02_AXIS_ACLK.ASSOCIATED_RESET">s02_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s03_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s03_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S03_AXIS_ACLK.ASSOCIATED_BUSIF">s03_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S03_AXIS_ACLK.ASSOCIATED_RESET">s03_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SSB_TOP_v2_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>962edae0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SSB_TOP_v2_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2f3b24e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>SSB_v3_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d1e51244</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fe3709be</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>triggerin_TEMP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pssenergyOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">24</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pssenergyValidOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>psscellidOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>psscellidValidOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfoOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">18</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cfoValidOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>endssbOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>triggerOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S02_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S02_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s02_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S03_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S03_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s03_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S02_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S02 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S02_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S03_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S03 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S03_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PACKET_SYNC_MEM/PACKET_SYNC_MEM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_ADD/PSS0_B_ADD.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_IMAG/PSS0_B_IMAG.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_DIFF/PSS0_B_DIFF.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_ADD/PSS0_A_ADD.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_IMAG2/PSS0_A_IMAG2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_DIFF/PSS0_A_DIFF.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSSPrefilter/PSSPrefilter.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b0re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_ADD_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_IMAG_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_DIFF_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_ADD_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_IMAG_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_DIFF_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSSprefilter_COEFF.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_SSB/ila_SSB.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block3_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block4_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block5_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block6_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/BARREL_SHIFTER_RIGHT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CORDIC_rot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CP_correlation_CFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_2_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_3_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_4_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HBF_DS8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_CORRELATOR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_DETECTION_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_THRESHOLD.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_TH_COMPARE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Polyphase_Decimator_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Polyphase_Decimator_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/packet_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_TOP_v2_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cbdba263</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PACKET_SYNC_MEM/PACKET_SYNC_MEM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_ADD/PSS0_B_ADD.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_IMAG/PSS0_B_IMAG.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B_DIFF/PSS0_B_DIFF.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F2/F1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_ADD/PSS0_A_ADD.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_IMAG2/PSS0_A_IMAG2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A_DIFF/PSS0_A_DIFF.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b1_0/F0/F1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSSPrefilter/PSSPrefilter.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b0/b1/b0re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_ADD_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_IMAG_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_DIFF_COEFF_2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_ADD_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_IMAG_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_DIFF_COEFF_1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSSprefilter_COEFF.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_SSB/ila_SSB.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block1_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block2_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block3_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block4_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block5_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block6_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Addressable_Delay_Line_block_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/BARREL_SHIFTER_RIGHT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CORDIC_rot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CP_correlation_CFO.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_2_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_3_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_4_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Centre_Tap_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIR_1_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FilterTapSystolicPreAdd_block_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FirRdyLogic_ST4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HBF_DS8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_A.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_B.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS0_CORRELATOR.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_DETECTION_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_THRESHOLD.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PSS_TH_COMPARE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Polyphase_Decimator_ST2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Polyphase_Decimator_ST3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Stage_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/packet_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SSB_TOP_v2_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/SSB_v3_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SSB_TOP_v3_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fe3709be</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SSB_TOP_v3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S02_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S02 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S02_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S03_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S03 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S03_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SSB_TOP_v2_wrp_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SSB_TOP_v3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:SSB_TOP_v2_wrp:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2025-03-18T16:42:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da4132d_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f812f0b_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed60a6_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73844d07_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5777109b_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508dbdc0_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2b6287_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da749e8_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@810da11_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb4174e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2043090b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c102c59_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce6e252_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d45b170_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e23579_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbdbac3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a924e0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e74ac93_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8e9f56_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7ce601_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52db55aa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c519e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9aa0e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e97125_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b16817_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae9fff0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f927294_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da1e6c4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791f1938_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7ae649_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a86997_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa6f7c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e45bb19_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb9e74b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af5b379_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c6c62c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137a2d91_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd1ed94_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59721c88_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f34335e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1628270f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218d2c41_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5f37a8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73aab2ab_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52455f16_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba43841_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dc596e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6822f8d9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef9c8af_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760b0500_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ba4f9f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240bdbf2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed4136f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcb1e67_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4020f4b9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6015c6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c33c11_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518fbacf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b383d2e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5a6ac8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32775b6a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e8b8bc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5622d8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbd0b1f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45df8b11_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30813eaa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70138e06_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c245e42_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cbb047_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f75b27_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e72953_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2033bdf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f52918c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f2cc00_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b71bae9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6feb4722_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531e6a02_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cede47e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575d51f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6ee18_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2fe810_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57357dd8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a824d9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5e7cff_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795a2ff4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d14d6b7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe0c355_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8f9ea7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e3a407_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acdb27a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bdbf75_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2deeb9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ebc4a2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1930b3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181d94c1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c488192_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deccd6b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1816c27_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc9d68d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ac90f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc1d7f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d9eac0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68603352_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c679565_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7f0697_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dba928a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4c078a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12009593_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505428bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e43bdce_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ec6123_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6581e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fef5f4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8b3473_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da80685_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a6a0f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b93bb3f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8f91f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5ff663_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb476f1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25af7cb7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794fd200_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65acbe3e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be2f6b7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62604743_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a60331_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc70536_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b4f6b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f03f78f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795c7a4e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a928a8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d66fbb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14935b8a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f334d45_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a739e8b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c22cf8c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5949ea9b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d32749e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193dae37_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a78196e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ab154b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0edb8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e191853_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46eb6ef9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740b885b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea2c182_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5612860c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d4d387_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b22e6c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32977d58_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1332f317_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8c723a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ac94e6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b96e642_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd02e56_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b33e8e7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6401ce40_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f77e49_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6e5d04_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36120aee_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9db63_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc90789_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49547963_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ebcf7f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671c92d6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487fc3be_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726417fb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699777e8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fe03d5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f37b88_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ab7b5c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5a1b0e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6d08e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7dde15_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a36635_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b30c22b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd8e566_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7350ccb7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607fa9f0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a608d81_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b79fb0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4062dc86_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cccabe4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c977b1b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5084aeda_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9cf39a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799bcc57_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a45d8f4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cfe652_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a20f252_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1128ad4a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a827ba1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d195b89_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65343404_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4755a4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773129a1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecb659f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1244d5f3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161048ec_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a74857d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cff1fc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12579331_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7c0dcc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec05f6f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./SSB_v3_5G_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2_AR000035739_AR000034905</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="366b00d5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d434fa51"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="38600232"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="d83a2055"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="383a6b71"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
