//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0
// _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E111T_cast_T_add_T_multiply_T_multiply_T_add_input_0_input_1_T_cast_T_less_equal_T_cast_input_4_input_11_red_shared has been demoted
// _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0(
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_0,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_1,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_2,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_3,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_4,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_5,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_6,
	.param .u64 Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_7
)
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<81>;
	.reg .f32 	%f<55>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<27>;
	// demoted variable
	.shared .align 4 .b8 _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E111T_cast_T_add_T_multiply_T_multiply_T_add_input_0_input_1_T_cast_T_less_equal_T_cast_input_4_input_11_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd9, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_0];
	ld.param.u64 	%rd10, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_1];
	ld.param.u64 	%rd11, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_2];
	ld.param.u64 	%rd12, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_3];
	ld.param.u64 	%rd8, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_4];
	ld.param.u64 	%rd13, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_6];
	ld.param.u64 	%rd14, [Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0_param_7];
	cvta.to.global.u64 	%rd15, %rd10;
	mov.u32 	%r1, %ctaid.y;
	shl.b32 	%r9, %r1, 13;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r10, %r2, 10;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r12, %r11, 9;
	add.s32 	%r13, %r9, %r10;
	add.s32 	%r14, %r13, %r12;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r15, %r14, %r3;
	cvta.to.global.u64 	%rd16, %rd11;
	mul.wide.s32 	%rd17, %r15, 4;
	add.s64 	%rd1, %rd16, %rd17;
	ld.global.nc.f32 	%f2, [%rd1];
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f2;}

	// inline asm
	mov.f32 	%f3, 0f3F4CC000;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f3;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs1, %rs2;
  selp.u16 %rs3, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p2, %rs3, 0;
	selp.u32	%r8, 1, 0, %p2;
	// inline asm
	cvt.rn.f16.s32 %rs6, %r8;
	// inline asm
	cvta.to.global.u64 	%rd18, %rd14;
	mul.wide.s32 	%rd19, %r15, 2;
	add.s64 	%rd2, %rd18, %rd19;
	st.global.u16 	[%rd2], %rs6;
	add.s32 	%r16, %r12, %r3;
	cvta.to.global.u64 	%rd20, %rd12;
	add.s64 	%rd3, %rd20, %rd19;
	ld.global.nc.u16 	%rs8, [%rd3];
	cvta.to.global.u64 	%rd21, %rd9;
	mul.wide.s32 	%rd22, %r16, 2;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.nc.u16 	%rs9, [%rd4];
	// inline asm
	{add.f16 %rs7,%rs8,%rs9;
}
	// inline asm
	mov.f32 	%f4, 0f3FA00000;
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f4;}

	// inline asm
	// inline asm
	{mul.f16 %rs11,%rs7,%rs10;
}
	// inline asm
	// inline asm
	{mul.f16 %rs14,%rs11,%rs6;
}
	// inline asm
	add.s64 	%rd5, %rd15, %rd19;
	ld.global.nc.u16 	%rs19, [%rd5];
	// inline asm
	{add.f16 %rs17,%rs14,%rs19;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f5, %rs17;}

	// inline asm
	cvta.to.global.u64 	%rd23, %rd13;
	add.s64 	%rd6, %rd23, %rd17;
	st.global.f32 	[%rd6], %f5;
	shl.b32 	%r17, %r2, 2;
	mov.u32 	%r18, _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E111T_cast_T_add_T_multiply_T_multiply_T_add_input_0_input_1_T_cast_T_less_equal_T_cast_input_4_input_11_red_shared;
	add.s32 	%r4, %r18, %r17;
	setp.ne.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_2;

	mov.u32 	%r19, 0;
	st.shared.u32 	[%r4], %r19;

BB0_2:
	ld.global.nc.f32 	%f6, [%rd1+512];
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f6;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f3;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs21, %rs22;
  selp.u16 %rs23, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p4, %rs23, 0;
	selp.u32	%r20, 1, 0, %p4;
	// inline asm
	cvt.rn.f16.s32 %rs26, %r20;
	// inline asm
	st.global.u16 	[%rd2+256], %rs26;
	ld.global.nc.u16 	%rs28, [%rd3+256];
	ld.global.nc.u16 	%rs29, [%rd4+256];
	// inline asm
	{add.f16 %rs27,%rs28,%rs29;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs30, %f4;}

	// inline asm
	// inline asm
	{mul.f16 %rs31,%rs27,%rs30;
}
	// inline asm
	// inline asm
	{mul.f16 %rs34,%rs31,%rs26;
}
	// inline asm
	ld.global.nc.u16 	%rs39, [%rd5+256];
	// inline asm
	{add.f16 %rs37,%rs34,%rs39;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f9, %rs37;}

	// inline asm
	st.global.f32 	[%rd6+512], %f9;
	ld.global.nc.f32 	%f10, [%rd1+1024];
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f10;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs42, %f3;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs41, %rs42;
  selp.u16 %rs43, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p5, %rs43, 0;
	selp.u32	%r21, 1, 0, %p5;
	// inline asm
	cvt.rn.f16.s32 %rs46, %r21;
	// inline asm
	st.global.u16 	[%rd2+512], %rs46;
	ld.global.nc.u16 	%rs48, [%rd3+512];
	ld.global.nc.u16 	%rs49, [%rd4+512];
	// inline asm
	{add.f16 %rs47,%rs48,%rs49;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs50, %f4;}

	// inline asm
	// inline asm
	{mul.f16 %rs51,%rs47,%rs50;
}
	// inline asm
	// inline asm
	{mul.f16 %rs54,%rs51,%rs46;
}
	// inline asm
	ld.global.nc.u16 	%rs59, [%rd5+512];
	// inline asm
	{add.f16 %rs57,%rs54,%rs59;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f13, %rs57;}

	// inline asm
	st.global.f32 	[%rd6+1024], %f13;
	ld.global.nc.f32 	%f14, [%rd1+1536];
	// inline asm
	{  cvt.rn.f16.f32 %rs61, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs62, %f3;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs61, %rs62;
  selp.u16 %rs63, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p6, %rs63, 0;
	selp.u32	%r22, 1, 0, %p6;
	// inline asm
	cvt.rn.f16.s32 %rs66, %r22;
	// inline asm
	st.global.u16 	[%rd2+768], %rs66;
	ld.global.nc.u16 	%rs68, [%rd3+768];
	ld.global.nc.u16 	%rs69, [%rd4+768];
	// inline asm
	{add.f16 %rs67,%rs68,%rs69;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs70, %f4;}

	// inline asm
	// inline asm
	{mul.f16 %rs71,%rs67,%rs70;
}
	// inline asm
	// inline asm
	{mul.f16 %rs74,%rs71,%rs66;
}
	// inline asm
	ld.global.nc.u16 	%rs79, [%rd5+768];
	// inline asm
	{add.f16 %rs77,%rs74,%rs79;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f17, %rs77;}

	// inline asm
	st.global.f32 	[%rd6+1536], %f17;
	bar.sync 	0;
	ld.global.f32 	%f18, [%rd6];
	add.f32 	%f19, %f18, 0f00000000;
	sub.f32 	%f20, %f19, %f18;
	ld.global.f32 	%f21, [%rd6+512];
	sub.f32 	%f22, %f21, %f20;
	add.f32 	%f23, %f19, %f22;
	sub.f32 	%f24, %f23, %f19;
	sub.f32 	%f25, %f24, %f22;
	ld.global.f32 	%f26, [%rd6+1024];
	sub.f32 	%f27, %f26, %f25;
	add.f32 	%f28, %f23, %f27;
	sub.f32 	%f29, %f28, %f23;
	sub.f32 	%f30, %f29, %f27;
	ld.global.f32 	%f31, [%rd6+1536];
	sub.f32 	%f32, %f31, %f30;
	add.f32 	%f33, %f28, %f32;
	mov.u32 	%r23, %ntid.x;
	mad.lo.s32 	%r24, %r23, %r2, %r3;
	and.b32  	%r5, %r24, 127;
	and.b32  	%r6, %r24, -128;
	add.s32 	%r25, %r6, %r5;
	shl.b32 	%r26, %r25, 2;
	mov.u32 	%r27, _ZZ91Fused_Add_Mul_Cast_LessEqual_Cast_Mul_Add_Cast_ReduceSum_split_10527795863154111960_kernel0E8red_buf0;
	add.s32 	%r7, %r27, %r26;
	st.shared.f32 	[%r7], %f33;
	bar.sync 	0;
	setp.gt.u32	%p7, %r5, 63;
	@%p7 bra 	BB0_4;

	ld.shared.f32 	%f34, [%r7];
	ld.shared.f32 	%f35, [%r7+256];
	add.f32 	%f36, %f34, %f35;
	st.shared.f32 	[%r7], %f36;

BB0_4:
	bar.sync 	0;
	setp.gt.u32	%p8, %r5, 31;
	@%p8 bra 	BB0_6;

	ld.shared.f32 	%f37, [%r7];
	ld.shared.f32 	%f38, [%r7+128];
	add.f32 	%f39, %f37, %f38;
	st.shared.f32 	[%r7], %f39;

BB0_6:
	setp.lt.u32	%p1, %r5, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	ld.shared.f32 	%f40, [%r7];
	mov.b32 	 %r28, %f40;
	mov.u32 	%r29, 2;
	mov.u32 	%r30, 31;
	mov.u32 	%r31, 16;
	mov.u32 	%r32, -1;
	shfl.sync.down.b32 	%r33|%p9, %r28, %r31, %r30, %r32;
	mov.b32 	 %f41, %r33;
	add.f32 	%f42, %f40, %f41;
	mov.b32 	 %r34, %f42;
	mov.u32 	%r35, 8;
	shfl.sync.down.b32 	%r36|%p10, %r34, %r35, %r30, %r32;
	mov.b32 	 %f43, %r36;
	add.f32 	%f44, %f42, %f43;
	mov.b32 	 %r37, %f44;
	mov.u32 	%r38, 4;
	shfl.sync.down.b32 	%r39|%p11, %r37, %r38, %r30, %r32;
	mov.b32 	 %f45, %r39;
	add.f32 	%f46, %f44, %f45;
	mov.b32 	 %r40, %f46;
	shfl.sync.down.b32 	%r41|%p12, %r40, %r29, %r30, %r32;
	mov.b32 	 %f47, %r41;
	add.f32 	%f48, %f46, %f47;
	mov.b32 	 %r42, %f48;
	mov.u32 	%r43, 1;
	shfl.sync.down.b32 	%r44|%p13, %r42, %r43, %r30, %r32;
	mov.b32 	 %f49, %r44;
	add.f32 	%f1, %f48, %f49;
	setp.ne.s32	%p14, %r5, 0;
	@%p14 bra 	BB0_9;

	st.shared.f32 	[%r7], %f1;

BB0_9:
	bar.sync 	0;
	setp.ne.s32	%p15, %r5, 0;
	@%p15 bra 	BB0_11;

	shl.b32 	%r45, %r6, 2;
	add.s32 	%r47, %r27, %r45;
	ld.shared.f32 	%f50, [%r47];
	ld.shared.f32 	%f51, [%r4];
	add.f32 	%f52, %f51, %f50;
	st.shared.f32 	[%r4], %f52;

BB0_11:
	bar.sync 	0;
	setp.eq.s32	%p16, %r2, 0;
	setp.lt.s32	%p17, %r3, 8;
	and.pred  	%p18, %p17, %p16;
	@!%p18 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_12:
	shl.b32 	%r48, %r3, 2;
	add.s32 	%r50, %r18, %r48;
	ld.shared.f32 	%f53, [%r50];
	shl.b32 	%r51, %r1, 3;
	add.s32 	%r52, %r51, %r3;
	cvta.to.global.u64 	%rd24, %rd8;
	mul.wide.s32 	%rd25, %r52, 4;
	add.s64 	%rd26, %rd24, %rd25;
	atom.global.add.f32 	%f54, [%rd26], %f53;

BB0_13:
	bar.sync 	0;
	ret;
}


