// Seed: 2241223788
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
  always @(-1 or posedge "") begin : LABEL_0
    id_6 = 1;
    id_6 <= ~|id_2 == id_5;
  end
  wire id_7;
endmodule
module module_0 #(
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd37
) (
    id_1,
    module_1,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_6,
      id_6
  );
  inout wire _id_2;
  input wire id_1;
  wire [id_2 : id_3] id_8;
endmodule
