# verilog-c
ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.  
For safety checking using the tool Astree, checkout the branch "astree" 
For safety checking using the tool acdls, checkout the branch "acdls"
