// Seed: 2430531410
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wor id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  assign id_7 = id_3;
  assign id_4 = id_5 == -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  module_0 modCall_1 ();
endmodule
