

================================================================
== Vitis HLS Report for 'FC_CIF_0_2'
================================================================
* Date:           Mon Oct 28 10:35:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268                   |FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6                   |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403                              |FC_CIF_0_2_Pipeline_L2_L3                              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572  |FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |      642|      642|  6.420 us|  6.420 us|  642|  642|       no|
        |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616                   |FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    641|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   26|    1808|   6263|    -|
|Memory           |        0|    -|     256|    160|    0|
|Multiplexer      |        -|    -|       -|    865|    -|
|Register         |        -|    -|    1890|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|    3954|   7929|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       3|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403                              |FC_CIF_0_2_Pipeline_L2_L3                              |        0|  16|  1082|  1210|    0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572  |FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        0|   0|   123|   601|    0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268                   |FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6                   |        0|   0|     9|  1036|    0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616                   |FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7                   |        0|   0|    99|   140|    0|
    |mul_32ns_32ns_64_2_1_U211                                         |mul_32ns_32ns_64_2_1                                   |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_1_1_U214                                           |mul_32s_32s_32_1_1                                     |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U215                                           |mul_32s_32s_32_1_1                                     |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U216                                           |mul_32s_32s_32_1_1                                     |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_2_1_U212                                           |mul_32s_32s_32_2_1                                     |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U213                                           |mul_32s_32s_32_2_1                                     |        0|   3|   165|    50|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|  26|  1808|  6263|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                          Memory                         |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U         |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U      |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U  |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W  |        0|  16|  10|    0|    40|   16|     1|          640|
    +---------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                    |                                                              |        0| 256| 160|    0|   640|  256|    16|        10240|
    +---------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_775_p2                                                                 |         +|   0|  0|  71|          64|           1|
    |add_ln136_fu_840_p2                                                                 |         +|   0|  0|  38|          31|           1|
    |grp_fu_647_p2                                                                       |         +|   0|  0|  39|          32|           2|
    |num_imag_2_fu_784_p2                                                                |         +|   0|  0|  39|          32|           1|
    |sub151_fu_735_p2                                                                    |         +|   0|  0|  39|          32|           2|
    |sub154_fu_741_p2                                                                    |         +|   0|  0|  39|          32|           2|
    |sub_fu_875_p2                                                                       |         +|   0|  0|  39|          32|           2|
    |ap_block_state13_on_subcall_done                                                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_call_state13                                                     |       and|   0|  0|   2|           1|           1|
    |grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_out_stream_TREADY                              |       and|   0|  0|   2|           1|           1|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_out_stream_TREADY                   |       and|   0|  0|   2|           1|           1|
    |cmp155_not23_fu_795_p2                                                              |      icmp|   0|  0|  39|          32|          32|
    |cmp155_not_mid1_fu_790_p2                                                           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln128_fu_770_p2                                                                |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln136_fu_764_p2                                                                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_828_p2                                                                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                                                                     |        or|   0|  0|   2|           1|           1|
    |or_ln168_fu_834_p2                                                                  |        or|   0|  0|   2|           1|           1|
    |iter_3_fu_846_p3                                                                    |    select|   0|  0|  31|           1|          31|
    |select_ln128_1_fu_808_p3                                                            |    select|   0|  0|  31|           1|          31|
    |select_ln128_2_fu_820_p3                                                            |    select|   0|  0|  32|           1|          32|
    |select_ln128_fu_800_p3                                                              |    select|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                               |          |   0|  0| 641|         458|         305|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0      |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0           |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0           |    9|          2|    1|          2|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0         |   14|          3|    6|         18|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0              |   14|          3|    1|          3|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0              |    9|          2|    1|          2|
    |ap_NS_fsm                                                       |  125|         28|    1|         28|
    |grp_fu_629_p0                                                   |   14|          3|   32|         96|
    |grp_fu_629_p1                                                   |   14|          3|   32|         96|
    |in_stream_a_TDATA_blk_n                                         |    9|          2|    1|          2|
    |in_stream_a_TREADY_int_regslice                                 |   25|          5|    1|          5|
    |indvar_flatten13_fu_250                                         |    9|          2|   64|        128|
    |iter_fu_242                                                     |    9|          2|   31|         62|
    |num_imag_fu_246                                                 |    9|          2|   32|         64|
    |out_stream_TDATA_blk_n                                          |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice                                   |   25|          5|   64|        320|
    |out_stream_TVALID_int_regslice                                  |   25|          5|    1|          5|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0       |    9|          2|    1|          2|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0       |    9|          2|    1|          2|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0       |    9|          2|    1|          2|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0       |    9|          2|    1|          2|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0       |    9|          2|    1|          2|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0  |   14|          3|    6|         18|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0       |   14|          3|    1|          3|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0       |    9|          2|    1|          2|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           |  865|        187|  388|       1176|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL                                                                          |  32|   0|   32|          0|
    |B_ROW                                                                          |  32|   0|   32|          0|
    |B_ROW_load_load_fu_727_p1                                                      |  32|   0|   32|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A                         |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0                       |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s                   |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s                   |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s                   |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s                   |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1                       |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2                       |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0                             |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1                             |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2                             |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3                             |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2                           |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3                           |  16|   0|   16|          0|
    |KER_bound_reg_1015                                                             |  32|   0|   32|          0|
    |KER_size_0_reg_953                                                             |  32|   0|   32|          0|
    |KER_size_1_reg_1010                                                            |  32|   0|   32|          0|
    |OFMDim_current                                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                                      |  27|   0|   27|          0|
    |ap_predicate_pred989_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred991_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred993_state9                                                    |   1|   0|    1|          0|
    |bound11_reg_987                                                                |  64|   0|   64|          0|
    |grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403_ap_start_reg                              |   1|   0|    1|          0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572_ap_start_reg  |   1|   0|    1|          0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268_ap_start_reg                   |   1|   0|    1|          0|
    |grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_250                                                        |  64|   0|   64|          0|
    |iter_fu_242                                                                    |  31|   0|   31|          0|
    |mul_ln101_reg_1000                                                             |  32|   0|   32|          0|
    |num_imag_fu_246                                                                |  32|   0|   32|          0|
    |or_ln168_reg_995                                                               |   1|   0|    1|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2                      |  16|   0|   16|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3                      |  16|   0|   16|          0|
    |reg_642                                                                        |  32|   0|   32|          0|
    |reg_654                                                                        |  32|   0|   32|          0|
    |sub151_reg_971                                                                 |  32|   0|   32|          0|
    |sub154_reg_976                                                                 |  32|   0|   32|          0|
    |sub_reg_1005                                                                   |  32|   0|   32|          0|
    |tmp_18_reg_982                                                                 |  32|   0|   34|          2|
    |valIn_a_data_1_reg_893                                                         |  32|   0|   32|          0|
    |valIn_a_data_2_reg_899                                                         |  32|   0|   32|          0|
    |valIn_a_data_3_reg_907                                                         |  32|   0|   32|          0|
    |valIn_a_data_4_reg_913                                                         |  32|   0|   32|          0|
    |valIn_a_data_5_reg_921                                                         |  32|   0|   32|          0|
    |valIn_a_data_reg_889                                                           |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |1890|   0| 1892|          2|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|    FC_CIF_0_2|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_none|    FC_CIF_0_2|  return value|
|in_stream_a_TDATA   |   in|   64|          axis|   in_stream_a|       pointer|
|in_stream_a_TVALID  |   in|    1|          axis|   in_stream_a|       pointer|
|in_stream_a_TREADY  |  out|    1|          axis|   in_stream_a|       pointer|
|out_stream_TDATA    |  out|   64|          axis|    out_stream|       pointer|
|out_stream_TVALID   |  out|    1|          axis|    out_stream|       pointer|
|out_stream_TREADY   |   in|    1|          axis|    out_stream|       pointer|
+--------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 24 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:52]   --->   Operation 28 'read' 'in_stream_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_a_data = trunc i64 %in_stream_a_read" [fully_connected_2.cpp:52]   --->   Operation 29 'trunc' 'valIn_a_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fully_connected_2.cpp:54]   --->   Operation 30 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fully_connected_2.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:56]   --->   Operation 32 'read' 'in_stream_a_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_a_data_1 = trunc i64 %in_stream_a_read_1" [fully_connected_2.cpp:56]   --->   Operation 33 'trunc' 'valIn_a_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fully_connected_2.cpp:58]   --->   Operation 34 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fully_connected_2.cpp:58]   --->   Operation 35 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:60]   --->   Operation 36 'read' 'in_stream_a_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%valIn_a_data_2 = trunc i64 %in_stream_a_read_2" [fully_connected_2.cpp:60]   --->   Operation 37 'trunc' 'valIn_a_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fully_connected_2.cpp:62]   --->   Operation 38 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fully_connected_2.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:64]   --->   Operation 40 'read' 'in_stream_a_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_a_data_3 = trunc i64 %in_stream_a_read_3" [fully_connected_2.cpp:64]   --->   Operation 41 'trunc' 'valIn_a_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fully_connected_2.cpp:66]   --->   Operation 42 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fully_connected_2.cpp:66]   --->   Operation 43 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:68]   --->   Operation 44 'read' 'in_stream_a_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fully_connected_2.cpp:70]   --->   Operation 45 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 46 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fully_connected_2.cpp:70]   --->   Operation 46 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (1.00ns)   --->   "%in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:72]   --->   Operation 47 'read' 'in_stream_a_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%valIn_a_data_4 = trunc i64 %in_stream_a_read_5" [fully_connected_2.cpp:72]   --->   Operation 48 'trunc' 'valIn_a_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fully_connected_2.cpp:74]   --->   Operation 49 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fully_connected_2.cpp:74]   --->   Operation 50 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (1.00ns)   --->   "%in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:76]   --->   Operation 51 'read' 'in_stream_a_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%valIn_a_data_5 = trunc i64 %in_stream_a_read_6" [fully_connected_2.cpp:76]   --->   Operation 52 'trunc' 'valIn_a_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fully_connected_2.cpp:78]   --->   Operation 53 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fully_connected_2.cpp:78]   --->   Operation 54 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fully_connected_2.cpp:80]   --->   Operation 55 'read' 'in_stream_a_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [2/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fully_connected_2.cpp:82]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [fully_connected_2.cpp:35]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [fully_connected_2.cpp:35]   --->   Operation 58 'specinterface' 'specinterface_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fully_connected_2.cpp:82]   --->   Operation 63 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (2.23ns)   --->   "%switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else173.2, i32 5, void %if.then, i32 0, void %VITIS_LOOP_128_3" [fully_connected_2.cpp:98]   --->   Operation 64 'switch' 'switch_ln98' <Predicate = true> <Delay = 2.23>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fully_connected_2.cpp:136]   --->   Operation 65 'alloca' 'iter' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%num_imag = alloca i32 1" [fully_connected_2.cpp:128]   --->   Operation 66 'alloca' 'num_imag' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 67 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 68 'load' 'OFMDim_current_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 69 'mul' 'A_COL_ITER' <Predicate = (valIn_a_data == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 70 'store' 'store_ln0' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 0, i32 %num_imag" [fully_connected_2.cpp:128]   --->   Operation 71 'store' 'store_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 0, i31 %iter" [fully_connected_2.cpp:136]   --->   Operation 72 'store' 'store_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL" [fully_connected_2.cpp:100]   --->   Operation 73 'store' 'store_ln100' <Predicate = (valIn_a_data == 5)> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fully_connected_2.cpp:101]   --->   Operation 74 'mul' 'mul_ln101' <Predicate = (valIn_a_data == 5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current" [fully_connected_2.cpp:102]   --->   Operation 75 'store' 'store_ln102' <Predicate = (valIn_a_data == 5)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty' <Predicate = (valIn_a_data == 5)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2" [fully_connected_2.cpp:181]   --->   Operation 77 'mul' 'KER_size_0' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [fully_connected_2.cpp:184]   --->   Operation 78 'specfucore' 'specfucore_ln184' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_57' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 80 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 80 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_data_1" [fully_connected_2.cpp:56]   --->   Operation 81 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 82 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fully_connected_2.cpp:56]   --->   Operation 83 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 84 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 85 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (2.55ns)   --->   "%sub148 = add i32 %A_COL_ITER, i32 4294967295"   --->   Operation 86 'add' 'sub148' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%sub151 = add i32 %B_COL_load, i32 4294967295"   --->   Operation 87 'add' 'sub151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub154 = add i32 %valIn_a_data_1, i32 4294967295" [fully_connected_2.cpp:56]   --->   Operation 88 'add' 'sub154' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %B_COL_load, i2 0"   --->   Operation 89 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fully_connected_2.cpp:56]   --->   Operation 90 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_139_5" [fully_connected_2.cpp:128]   --->   Operation 91 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.09>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%iter_2 = load i31 %iter" [fully_connected_2.cpp:136]   --->   Operation 92 'load' 'iter_2' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [fully_connected_2.cpp:128]   --->   Operation 93 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %iter_2" [fully_connected_2.cpp:136]   --->   Operation 94 'zext' 'zext_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER" [fully_connected_2.cpp:136]   --->   Operation 95 'icmp' 'icmp_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (3.52ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [fully_connected_2.cpp:128]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln128 = add i64 %indvar_flatten13_load, i64 1" [fully_connected_2.cpp:128]   --->   Operation 97 'add' 'add_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc170.loopexit, void %if.end186.loopexit" [fully_connected_2.cpp:128]   --->   Operation 98 'br' 'br_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%num_imag_load = load i32 %num_imag" [fully_connected_2.cpp:128]   --->   Operation 99 'load' 'num_imag_load' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (2.55ns)   --->   "%num_imag_2 = add i32 %num_imag_load, i32 1" [fully_connected_2.cpp:128]   --->   Operation 100 'add' 'num_imag_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (2.55ns)   --->   "%cmp155_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub154" [fully_connected_2.cpp:128]   --->   Operation 101 'icmp' 'cmp155_not_mid1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (2.55ns)   --->   "%cmp155_not23 = icmp_ne  i32 %num_imag_load, i32 %sub154" [fully_connected_2.cpp:128]   --->   Operation 102 'icmp' 'cmp155_not23' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%select_ln128 = select i1 %icmp_ln136, i1 %cmp155_not23, i1 %cmp155_not_mid1" [fully_connected_2.cpp:128]   --->   Operation 103 'select' 'select_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0" [fully_connected_2.cpp:128]   --->   Operation 104 'select' 'select_ln128_1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%zext_ln128 = zext i31 %select_ln128_1" [fully_connected_2.cpp:128]   --->   Operation 105 'zext' 'zext_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2" [fully_connected_2.cpp:128]   --->   Operation 106 'select' 'select_ln128_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_54' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub148" [fully_connected_2.cpp:168]   --->   Operation 108 'icmp' 'icmp_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %select_ln128" [fully_connected_2.cpp:168]   --->   Operation 109 'or' 'or_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln136 = add i31 %iter_2, i31 1" [fully_connected_2.cpp:136]   --->   Operation 110 'add' 'add_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.73ns)   --->   "%iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1" [fully_connected_2.cpp:136]   --->   Operation 111 'select' 'iter_3' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13" [fully_connected_2.cpp:128]   --->   Operation 112 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %select_ln128_2, i32 %num_imag" [fully_connected_2.cpp:128]   --->   Operation 113 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 %iter_3, i31 %iter" [fully_connected_2.cpp:136]   --->   Operation 114 'store' 'store_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 115 'br' 'br_ln0' <Predicate = (valIn_a_data == 0 & icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [fully_connected_2.cpp:181]   --->   Operation 116 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin8" [fully_connected_2.cpp:181]   --->   Operation 117 'specregionend' 'rend9' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [fully_connected_2.cpp:182]   --->   Operation 118 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin6" [fully_connected_2.cpp:182]   --->   Operation 119 'specregionend' 'rend7' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [fully_connected_2.cpp:183]   --->   Operation 120 'specregionbegin' 'rbegin' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin" [fully_connected_2.cpp:183]   --->   Operation 121 'specregionend' 'rend' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln183 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fully_connected_2.cpp:183]   --->   Operation 122 'call' 'call_ln183' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 123 'br' 'br_ln0' <Predicate = (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 124 'br' 'br_ln0' <Predicate = (valIn_a_data != 5 & icmp_ln128) | (valIn_a_data != 5 & valIn_a_data != 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.14>
ST_14 : Operation 125 [2/2] (5.14ns)   --->   "%call_ln0 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 5.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln168 = call void @FC_CIF_0_2_Pipeline_L2_L3, i34 %tmp_18, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15" [fully_connected_2.cpp:168]   --->   Operation 129 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/2] (6.41ns)   --->   "%call_ln168 = call void @FC_CIF_0_2_Pipeline_L2_L3, i34 %tmp_18, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15" [fully_connected_2.cpp:168]   --->   Operation 131 'call' 'call_ln168' <Predicate = true> <Delay = 6.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_139_5" [fully_connected_2.cpp:136]   --->   Operation 132 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 133 [1/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fully_connected_2.cpp:101]   --->   Operation 133 'mul' 'mul_ln101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 134 [2/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fully_connected_2.cpp:101]   --->   Operation 134 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.91>
ST_21 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fully_connected_2.cpp:101]   --->   Operation 135 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW" [fully_connected_2.cpp:101]   --->   Operation 136 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 7.08>
ST_22 : Operation 137 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_a_data_4, i32 4294967295" [fully_connected_2.cpp:72]   --->   Operation 137 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [1/1] (2.55ns)   --->   "%sub47 = add i32 %mul_ln101_1, i32 4294967295" [fully_connected_2.cpp:101]   --->   Operation 138 'add' 'sub47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [2/2] (4.53ns)   --->   "%call_ln101 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15" [fully_connected_2.cpp:101]   --->   Operation 139 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 4.53>
ST_23 : Operation 140 [1/2] (4.53ns)   --->   "%call_ln101 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15" [fully_connected_2.cpp:101]   --->   Operation 140 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 142 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2" [fully_connected_2.cpp:182]   --->   Operation 142 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [fully_connected_2.cpp:185]   --->   Operation 143 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 12.5>
ST_25 : Operation 144 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3" [fully_connected_2.cpp:183]   --->   Operation 144 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [fully_connected_2.cpp:186]   --->   Operation 145 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 4.14>
ST_26 : Operation 146 [2/2] (4.14ns)   --->   "%call_ln183 = call void @FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fully_connected_2.cpp:183]   --->   Operation 146 'call' 'call_ln183' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [fully_connected_2.cpp:194]   --->   Operation 147 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_a_read      (read           ) [ 0010000000000000000000000000]
valIn_a_data          (trunc          ) [ 0011111111111111111000001110]
write_ln54            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_1    (read           ) [ 0001000000000000000000000000]
valIn_a_data_1        (trunc          ) [ 0001111111111000000000000000]
write_ln58            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_2    (read           ) [ 0000100000000000000000000000]
valIn_a_data_2        (trunc          ) [ 0000111111000000000111001000]
write_ln62            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_3    (read           ) [ 0000010000000000000000000000]
valIn_a_data_3        (trunc          ) [ 0000011111000000000100001100]
write_ln66            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_4    (read           ) [ 0000001000000000000000000000]
write_ln70            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_5    (read           ) [ 0000000100000000000000000000]
valIn_a_data_4        (trunc          ) [ 0000000111000000000111110000]
write_ln74            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_6    (read           ) [ 0000000010000000000000000000]
valIn_a_data_5        (trunc          ) [ 0000000011000000000000000000]
write_ln78            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_7    (read           ) [ 0000000001000000000000000000]
spectopmodule_ln35    (spectopmodule  ) [ 0000000000000000000000000000]
specinterface_ln35    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
write_ln82            (write          ) [ 0000000000000000000000000000]
switch_ln98           (switch         ) [ 0000000000000000000000000000]
iter                  (alloca         ) [ 0000000001111111111000001110]
num_imag              (alloca         ) [ 0000000001111111111000001110]
indvar_flatten13      (alloca         ) [ 0000000001111111111000001110]
OFMDim_current_load   (load           ) [ 0000000000100000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
store_ln100           (store          ) [ 0000000000000000000000000000]
store_ln102           (store          ) [ 0000000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000001000]
specfucore_ln184      (specfucore     ) [ 0000000000000000000000000000]
empty_57              (wait           ) [ 0000000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000011111111000000000]
cast9                 (zext           ) [ 0000000000001000000000000000]
cast10                (zext           ) [ 0000000000001000000000000000]
B_ROW_load            (load           ) [ 0000000000000111111000000000]
B_COL_load            (load           ) [ 0000000000000000000000000000]
sub148                (add            ) [ 0000000000000111111000000000]
sub151                (add            ) [ 0000000000000111111000000000]
sub154                (add            ) [ 0000000000000111111000000000]
tmp_18                (bitconcatenate ) [ 0000000000000111111000000000]
bound11               (mul            ) [ 0000000000000111111000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
iter_2                (load           ) [ 0000000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000000]
zext_ln136            (zext           ) [ 0000000000000000000000000000]
icmp_ln136            (icmp           ) [ 0000000000000000000000000000]
icmp_ln128            (icmp           ) [ 0000000000000111111000000000]
add_ln128             (add            ) [ 0000000000000000000000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
num_imag_load         (load           ) [ 0000000000000000000000000000]
num_imag_2            (add            ) [ 0000000000000000000000000000]
cmp155_not_mid1       (icmp           ) [ 0000000000000000000000000000]
cmp155_not23          (icmp           ) [ 0000000000000000000000000000]
select_ln128          (select         ) [ 0000000000000000000000000000]
select_ln128_1        (select         ) [ 0000000000000000000000000000]
zext_ln128            (zext           ) [ 0000000000000000000000000000]
select_ln128_2        (select         ) [ 0000000000000000000000000000]
empty_54              (wait           ) [ 0000000000000000000000000000]
icmp_ln168            (icmp           ) [ 0000000000000000000000000000]
or_ln168              (or             ) [ 0000000000000011111000000000]
add_ln136             (add            ) [ 0000000000000000000000000000]
iter_3                (select         ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000000]
call_ln183            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000000]
empty_55              (wait           ) [ 0000000000000000000000000000]
empty_56              (wait           ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000000]
call_ln168            (call           ) [ 0000000000000000000000000000]
br_ln136              (br             ) [ 0000000000000000000000000000]
mul_ln101             (mul            ) [ 0000000000000000000011000000]
mul_ln101_1           (mul            ) [ 0000000000000000000000110000]
store_ln101           (store          ) [ 0000000000000000000000000000]
sub                   (add            ) [ 0000000000000000000000010000]
sub47                 (add            ) [ 0000000000000000000000010000]
call_ln101            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000000100]
specfucore_ln185      (specfucore     ) [ 0000000000000000000000000000]
KER_bound             (mul            ) [ 0000000000000111111000000010]
specfucore_ln186      (specfucore     ) [ 0000000000000000000000000000]
ret_ln194             (ret            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="iter_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="num_imag_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_imag/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten13_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 in_stream_a_read_1/2 in_stream_a_read_2/3 in_stream_a_read_3/4 in_stream_a_read_4/5 in_stream_a_read_5/6 in_stream_a_read_6/7 in_stream_a_read_7/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="0" index="2" bw="64" slack="0"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 write_ln58/2 write_ln62/3 write_ln66/4 write_ln70/5 write_ln74/6 write_ln78/7 write_ln82/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="3" bw="16" slack="0"/>
<pin id="273" dir="0" index="4" bw="16" slack="0"/>
<pin id="274" dir="0" index="5" bw="16" slack="0"/>
<pin id="275" dir="0" index="6" bw="16" slack="0"/>
<pin id="276" dir="0" index="7" bw="16" slack="0"/>
<pin id="277" dir="0" index="8" bw="16" slack="0"/>
<pin id="278" dir="0" index="9" bw="16" slack="0"/>
<pin id="279" dir="0" index="10" bw="16" slack="0"/>
<pin id="280" dir="0" index="11" bw="16" slack="0"/>
<pin id="281" dir="0" index="12" bw="16" slack="0"/>
<pin id="282" dir="0" index="13" bw="16" slack="0"/>
<pin id="283" dir="0" index="14" bw="16" slack="0"/>
<pin id="284" dir="0" index="15" bw="16" slack="0"/>
<pin id="285" dir="0" index="16" bw="16" slack="0"/>
<pin id="286" dir="0" index="17" bw="16" slack="0"/>
<pin id="287" dir="0" index="18" bw="16" slack="0"/>
<pin id="288" dir="0" index="19" bw="16" slack="0"/>
<pin id="289" dir="0" index="20" bw="16" slack="0"/>
<pin id="290" dir="0" index="21" bw="16" slack="0"/>
<pin id="291" dir="0" index="22" bw="16" slack="0"/>
<pin id="292" dir="0" index="23" bw="16" slack="0"/>
<pin id="293" dir="0" index="24" bw="16" slack="0"/>
<pin id="294" dir="0" index="25" bw="16" slack="0"/>
<pin id="295" dir="0" index="26" bw="16" slack="0"/>
<pin id="296" dir="0" index="27" bw="16" slack="0"/>
<pin id="297" dir="0" index="28" bw="16" slack="0"/>
<pin id="298" dir="0" index="29" bw="16" slack="0"/>
<pin id="299" dir="0" index="30" bw="16" slack="0"/>
<pin id="300" dir="0" index="31" bw="16" slack="0"/>
<pin id="301" dir="0" index="32" bw="16" slack="0"/>
<pin id="302" dir="0" index="33" bw="16" slack="0"/>
<pin id="303" dir="0" index="34" bw="16" slack="0"/>
<pin id="304" dir="0" index="35" bw="16" slack="0"/>
<pin id="305" dir="0" index="36" bw="16" slack="0"/>
<pin id="306" dir="0" index="37" bw="16" slack="0"/>
<pin id="307" dir="0" index="38" bw="16" slack="0"/>
<pin id="308" dir="0" index="39" bw="16" slack="0"/>
<pin id="309" dir="0" index="40" bw="16" slack="0"/>
<pin id="310" dir="0" index="41" bw="16" slack="0"/>
<pin id="311" dir="0" index="42" bw="16" slack="0"/>
<pin id="312" dir="0" index="43" bw="16" slack="0"/>
<pin id="313" dir="0" index="44" bw="16" slack="0"/>
<pin id="314" dir="0" index="45" bw="16" slack="0"/>
<pin id="315" dir="0" index="46" bw="16" slack="0"/>
<pin id="316" dir="0" index="47" bw="16" slack="0"/>
<pin id="317" dir="0" index="48" bw="16" slack="0"/>
<pin id="318" dir="0" index="49" bw="16" slack="0"/>
<pin id="319" dir="0" index="50" bw="16" slack="0"/>
<pin id="320" dir="0" index="51" bw="16" slack="0"/>
<pin id="321" dir="0" index="52" bw="16" slack="0"/>
<pin id="322" dir="0" index="53" bw="16" slack="0"/>
<pin id="323" dir="0" index="54" bw="16" slack="0"/>
<pin id="324" dir="0" index="55" bw="16" slack="0"/>
<pin id="325" dir="0" index="56" bw="16" slack="0"/>
<pin id="326" dir="0" index="57" bw="16" slack="0"/>
<pin id="327" dir="0" index="58" bw="16" slack="0"/>
<pin id="328" dir="0" index="59" bw="16" slack="0"/>
<pin id="329" dir="0" index="60" bw="16" slack="0"/>
<pin id="330" dir="0" index="61" bw="16" slack="0"/>
<pin id="331" dir="0" index="62" bw="16" slack="0"/>
<pin id="332" dir="0" index="63" bw="16" slack="0"/>
<pin id="333" dir="0" index="64" bw="16" slack="0"/>
<pin id="334" dir="0" index="65" bw="16" slack="0"/>
<pin id="335" dir="0" index="66" bw="16" slack="0"/>
<pin id="336" dir="1" index="67" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="34" slack="5"/>
<pin id="406" dir="0" index="2" bw="64" slack="0"/>
<pin id="407" dir="0" index="3" bw="32" slack="5"/>
<pin id="408" dir="0" index="4" bw="1" slack="4"/>
<pin id="409" dir="0" index="5" bw="16" slack="0"/>
<pin id="410" dir="0" index="6" bw="16" slack="0"/>
<pin id="411" dir="0" index="7" bw="16" slack="0"/>
<pin id="412" dir="0" index="8" bw="16" slack="0"/>
<pin id="413" dir="0" index="9" bw="16" slack="0"/>
<pin id="414" dir="0" index="10" bw="16" slack="0"/>
<pin id="415" dir="0" index="11" bw="16" slack="0"/>
<pin id="416" dir="0" index="12" bw="16" slack="0"/>
<pin id="417" dir="0" index="13" bw="16" slack="0"/>
<pin id="418" dir="0" index="14" bw="16" slack="0"/>
<pin id="419" dir="0" index="15" bw="16" slack="0"/>
<pin id="420" dir="0" index="16" bw="16" slack="0"/>
<pin id="421" dir="0" index="17" bw="16" slack="0"/>
<pin id="422" dir="0" index="18" bw="16" slack="0"/>
<pin id="423" dir="0" index="19" bw="16" slack="0"/>
<pin id="424" dir="0" index="20" bw="16" slack="0"/>
<pin id="425" dir="0" index="21" bw="16" slack="0"/>
<pin id="426" dir="0" index="22" bw="16" slack="0"/>
<pin id="427" dir="0" index="23" bw="16" slack="0"/>
<pin id="428" dir="0" index="24" bw="16" slack="0"/>
<pin id="429" dir="0" index="25" bw="16" slack="0"/>
<pin id="430" dir="0" index="26" bw="16" slack="0"/>
<pin id="431" dir="0" index="27" bw="16" slack="0"/>
<pin id="432" dir="0" index="28" bw="16" slack="0"/>
<pin id="433" dir="0" index="29" bw="16" slack="0"/>
<pin id="434" dir="0" index="30" bw="16" slack="0"/>
<pin id="435" dir="0" index="31" bw="16" slack="0"/>
<pin id="436" dir="0" index="32" bw="16" slack="0"/>
<pin id="437" dir="0" index="33" bw="16" slack="0"/>
<pin id="438" dir="0" index="34" bw="16" slack="0"/>
<pin id="439" dir="0" index="35" bw="16" slack="0"/>
<pin id="440" dir="0" index="36" bw="16" slack="0"/>
<pin id="441" dir="0" index="37" bw="16" slack="0"/>
<pin id="442" dir="0" index="38" bw="16" slack="0"/>
<pin id="443" dir="0" index="39" bw="16" slack="0"/>
<pin id="444" dir="0" index="40" bw="16" slack="0"/>
<pin id="445" dir="0" index="41" bw="16" slack="0"/>
<pin id="446" dir="0" index="42" bw="16" slack="0"/>
<pin id="447" dir="0" index="43" bw="16" slack="0"/>
<pin id="448" dir="0" index="44" bw="16" slack="0"/>
<pin id="449" dir="0" index="45" bw="16" slack="0"/>
<pin id="450" dir="0" index="46" bw="16" slack="0"/>
<pin id="451" dir="0" index="47" bw="16" slack="0"/>
<pin id="452" dir="0" index="48" bw="16" slack="0"/>
<pin id="453" dir="0" index="49" bw="16" slack="0"/>
<pin id="454" dir="0" index="50" bw="16" slack="0"/>
<pin id="455" dir="0" index="51" bw="16" slack="0"/>
<pin id="456" dir="0" index="52" bw="16" slack="0"/>
<pin id="457" dir="0" index="53" bw="16" slack="0"/>
<pin id="458" dir="0" index="54" bw="16" slack="0"/>
<pin id="459" dir="0" index="55" bw="16" slack="0"/>
<pin id="460" dir="0" index="56" bw="16" slack="0"/>
<pin id="461" dir="0" index="57" bw="16" slack="0"/>
<pin id="462" dir="0" index="58" bw="16" slack="0"/>
<pin id="463" dir="0" index="59" bw="16" slack="0"/>
<pin id="464" dir="0" index="60" bw="16" slack="0"/>
<pin id="465" dir="0" index="61" bw="16" slack="0"/>
<pin id="466" dir="0" index="62" bw="16" slack="0"/>
<pin id="467" dir="0" index="63" bw="16" slack="0"/>
<pin id="468" dir="0" index="64" bw="16" slack="0"/>
<pin id="469" dir="0" index="65" bw="16" slack="0"/>
<pin id="470" dir="0" index="66" bw="16" slack="0"/>
<pin id="471" dir="0" index="67" bw="16" slack="0"/>
<pin id="472" dir="0" index="68" bw="16" slack="0"/>
<pin id="473" dir="0" index="69" bw="16" slack="0"/>
<pin id="474" dir="0" index="70" bw="16" slack="0"/>
<pin id="475" dir="0" index="71" bw="16" slack="0"/>
<pin id="476" dir="0" index="72" bw="16" slack="0"/>
<pin id="477" dir="0" index="73" bw="16" slack="0"/>
<pin id="478" dir="0" index="74" bw="16" slack="0"/>
<pin id="479" dir="0" index="75" bw="16" slack="0"/>
<pin id="480" dir="0" index="76" bw="16" slack="0"/>
<pin id="481" dir="0" index="77" bw="16" slack="0"/>
<pin id="482" dir="0" index="78" bw="16" slack="0"/>
<pin id="483" dir="0" index="79" bw="16" slack="0"/>
<pin id="484" dir="0" index="80" bw="16" slack="0"/>
<pin id="485" dir="0" index="81" bw="16" slack="0"/>
<pin id="486" dir="0" index="82" bw="16" slack="0"/>
<pin id="487" dir="0" index="83" bw="16" slack="0"/>
<pin id="488" dir="0" index="84" bw="16" slack="0"/>
<pin id="489" dir="1" index="85" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/17 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="64" slack="0"/>
<pin id="576" dir="0" index="3" bw="64" slack="0"/>
<pin id="577" dir="0" index="4" bw="32" slack="0"/>
<pin id="578" dir="0" index="5" bw="32" slack="7"/>
<pin id="579" dir="0" index="6" bw="32" slack="1"/>
<pin id="580" dir="0" index="7" bw="16" slack="0"/>
<pin id="581" dir="0" index="8" bw="16" slack="0"/>
<pin id="582" dir="0" index="9" bw="16" slack="0"/>
<pin id="583" dir="0" index="10" bw="16" slack="0"/>
<pin id="584" dir="0" index="11" bw="16" slack="0"/>
<pin id="585" dir="0" index="12" bw="16" slack="0"/>
<pin id="586" dir="0" index="13" bw="16" slack="0"/>
<pin id="587" dir="0" index="14" bw="16" slack="0"/>
<pin id="588" dir="0" index="15" bw="16" slack="0"/>
<pin id="589" dir="0" index="16" bw="16" slack="0"/>
<pin id="590" dir="0" index="17" bw="16" slack="0"/>
<pin id="591" dir="0" index="18" bw="16" slack="0"/>
<pin id="592" dir="0" index="19" bw="16" slack="0"/>
<pin id="593" dir="0" index="20" bw="16" slack="0"/>
<pin id="594" dir="0" index="21" bw="16" slack="0"/>
<pin id="595" dir="0" index="22" bw="16" slack="0"/>
<pin id="596" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/22 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="0" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="0" index="2" bw="64" slack="0"/>
<pin id="620" dir="0" index="3" bw="64" slack="0"/>
<pin id="621" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/26 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/9 mul_ln101_1/20 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="6"/>
<pin id="635" dir="0" index="1" bw="32" slack="5"/>
<pin id="636" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/9 "/>
</bind>
</comp>

<comp id="637" class="1005" name="reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read in_stream_a_read_1 in_stream_a_read_2 in_stream_a_read_3 in_stream_a_read_4 in_stream_a_read_5 in_stream_a_read_6 in_stream_a_read_7 "/>
</bind>
</comp>

<comp id="642" class="1005" name="reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln101_1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub148/12 sub47/22 "/>
</bind>
</comp>

<comp id="654" class="1005" name="reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub148 sub47 "/>
</bind>
</comp>

<comp id="659" class="1004" name="valIn_a_data_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="valIn_a_data_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_1/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="valIn_a_data_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_2/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="valIn_a_data_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_3/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="valIn_a_data_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_4/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="valIn_a_data_5_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_5/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="OFMDim_current_load_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_load/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln0_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln128_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln136_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="31" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln100_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="3"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln102_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="KER_size_0_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="3"/>
<pin id="716" dir="0" index="1" bw="32" slack="6"/>
<pin id="717" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="cast9_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="9"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="cast10_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="B_ROW_load_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_load/12 "/>
</bind>
</comp>

<comp id="731" class="1004" name="B_COL_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_load/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub151_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub151/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub154_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="10"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub154/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_18_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="34" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="1" slack="0"/>
<pin id="750" dir="1" index="3" bw="34" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="iter_2_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="4"/>
<pin id="756" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_2/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="indvar_flatten13_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="4"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/13 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln136_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="31" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln136_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="3"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/13 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln128_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="0"/>
<pin id="772" dir="0" index="1" bw="64" slack="1"/>
<pin id="773" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln128_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="num_imag_load_load_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="4"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_imag_load/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="num_imag_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_imag_2/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="cmp155_not_mid1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not_mid1/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="cmp155_not23_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="1"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not23/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln128_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="select_ln128_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="31" slack="0"/>
<pin id="811" dir="0" index="2" bw="31" slack="0"/>
<pin id="812" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/13 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln128_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="31" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln128_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="32" slack="0"/>
<pin id="824" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="icmp_ln168_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="1"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_ln168_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln168/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln136_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="31" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="iter_3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="31" slack="0"/>
<pin id="849" dir="0" index="2" bw="31" slack="0"/>
<pin id="850" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_3/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln128_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="0"/>
<pin id="856" dir="0" index="1" bw="64" slack="4"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="store_ln128_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="0" index="1" bw="32" slack="4"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="store_ln136_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="0"/>
<pin id="866" dir="0" index="1" bw="31" slack="4"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln101_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/21 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sub_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="7"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/22 "/>
</bind>
</comp>

<comp id="881" class="1004" name="KER_size_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="0" index="1" bw="32" slack="7"/>
<pin id="884" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/24 "/>
</bind>
</comp>

<comp id="885" class="1004" name="KER_bound_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="32" slack="7"/>
<pin id="888" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/25 "/>
</bind>
</comp>

<comp id="889" class="1005" name="valIn_a_data_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="8"/>
<pin id="891" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_data "/>
</bind>
</comp>

<comp id="893" class="1005" name="valIn_a_data_1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="9"/>
<pin id="895" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="valIn_a_data_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="valIn_a_data_2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="6"/>
<pin id="901" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_a_data_2 "/>
</bind>
</comp>

<comp id="907" class="1005" name="valIn_a_data_3_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="5"/>
<pin id="909" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_data_3 "/>
</bind>
</comp>

<comp id="913" class="1005" name="valIn_a_data_4_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="3"/>
<pin id="915" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_a_data_4 "/>
</bind>
</comp>

<comp id="921" class="1005" name="valIn_a_data_5_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_data_5 "/>
</bind>
</comp>

<comp id="926" class="1005" name="iter_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="31" slack="0"/>
<pin id="928" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="933" class="1005" name="num_imag_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_imag "/>
</bind>
</comp>

<comp id="940" class="1005" name="indvar_flatten13_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="947" class="1005" name="OFMDim_current_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_load "/>
</bind>
</comp>

<comp id="953" class="1005" name="KER_size_0_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="958" class="1005" name="cast9_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="1"/>
<pin id="960" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="963" class="1005" name="cast10_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="1"/>
<pin id="965" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="971" class="1005" name="sub151_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="5"/>
<pin id="973" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub151 "/>
</bind>
</comp>

<comp id="976" class="1005" name="sub154_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub154 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_18_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="34" slack="5"/>
<pin id="984" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="987" class="1005" name="bound11_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="995" class="1005" name="or_ln168_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="4"/>
<pin id="997" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln168 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="mul_ln101_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="sub_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1010" class="1005" name="KER_size_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="KER_bound_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="245"><net_src comp="190" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="190" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="190" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="170" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="172" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="337"><net_src comp="232" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="338"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="268" pin=5"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="268" pin=6"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="268" pin=7"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="268" pin=8"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="268" pin=9"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="268" pin=10"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="268" pin=11"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="268" pin=12"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="268" pin=13"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="268" pin=14"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="268" pin=15"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="268" pin=16"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="268" pin=17"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="268" pin=18"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="268" pin=19"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="268" pin=20"/></net>

<net id="357"><net_src comp="78" pin="0"/><net_sink comp="268" pin=21"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="268" pin=22"/></net>

<net id="359"><net_src comp="82" pin="0"/><net_sink comp="268" pin=23"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="268" pin=24"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="268" pin=25"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="268" pin=26"/></net>

<net id="363"><net_src comp="90" pin="0"/><net_sink comp="268" pin=27"/></net>

<net id="364"><net_src comp="92" pin="0"/><net_sink comp="268" pin=28"/></net>

<net id="365"><net_src comp="94" pin="0"/><net_sink comp="268" pin=29"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="268" pin=30"/></net>

<net id="367"><net_src comp="98" pin="0"/><net_sink comp="268" pin=31"/></net>

<net id="368"><net_src comp="100" pin="0"/><net_sink comp="268" pin=32"/></net>

<net id="369"><net_src comp="102" pin="0"/><net_sink comp="268" pin=33"/></net>

<net id="370"><net_src comp="104" pin="0"/><net_sink comp="268" pin=34"/></net>

<net id="371"><net_src comp="106" pin="0"/><net_sink comp="268" pin=35"/></net>

<net id="372"><net_src comp="108" pin="0"/><net_sink comp="268" pin=36"/></net>

<net id="373"><net_src comp="110" pin="0"/><net_sink comp="268" pin=37"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="268" pin=38"/></net>

<net id="375"><net_src comp="114" pin="0"/><net_sink comp="268" pin=39"/></net>

<net id="376"><net_src comp="116" pin="0"/><net_sink comp="268" pin=40"/></net>

<net id="377"><net_src comp="118" pin="0"/><net_sink comp="268" pin=41"/></net>

<net id="378"><net_src comp="120" pin="0"/><net_sink comp="268" pin=42"/></net>

<net id="379"><net_src comp="122" pin="0"/><net_sink comp="268" pin=43"/></net>

<net id="380"><net_src comp="124" pin="0"/><net_sink comp="268" pin=44"/></net>

<net id="381"><net_src comp="126" pin="0"/><net_sink comp="268" pin=45"/></net>

<net id="382"><net_src comp="128" pin="0"/><net_sink comp="268" pin=46"/></net>

<net id="383"><net_src comp="130" pin="0"/><net_sink comp="268" pin=47"/></net>

<net id="384"><net_src comp="132" pin="0"/><net_sink comp="268" pin=48"/></net>

<net id="385"><net_src comp="134" pin="0"/><net_sink comp="268" pin=49"/></net>

<net id="386"><net_src comp="136" pin="0"/><net_sink comp="268" pin=50"/></net>

<net id="387"><net_src comp="138" pin="0"/><net_sink comp="268" pin=51"/></net>

<net id="388"><net_src comp="140" pin="0"/><net_sink comp="268" pin=52"/></net>

<net id="389"><net_src comp="142" pin="0"/><net_sink comp="268" pin=53"/></net>

<net id="390"><net_src comp="144" pin="0"/><net_sink comp="268" pin=54"/></net>

<net id="391"><net_src comp="146" pin="0"/><net_sink comp="268" pin=55"/></net>

<net id="392"><net_src comp="148" pin="0"/><net_sink comp="268" pin=56"/></net>

<net id="393"><net_src comp="150" pin="0"/><net_sink comp="268" pin=57"/></net>

<net id="394"><net_src comp="152" pin="0"/><net_sink comp="268" pin=58"/></net>

<net id="395"><net_src comp="154" pin="0"/><net_sink comp="268" pin=59"/></net>

<net id="396"><net_src comp="156" pin="0"/><net_sink comp="268" pin=60"/></net>

<net id="397"><net_src comp="158" pin="0"/><net_sink comp="268" pin=61"/></net>

<net id="398"><net_src comp="160" pin="0"/><net_sink comp="268" pin=62"/></net>

<net id="399"><net_src comp="162" pin="0"/><net_sink comp="268" pin=63"/></net>

<net id="400"><net_src comp="164" pin="0"/><net_sink comp="268" pin=64"/></net>

<net id="401"><net_src comp="166" pin="0"/><net_sink comp="268" pin=65"/></net>

<net id="402"><net_src comp="168" pin="0"/><net_sink comp="268" pin=66"/></net>

<net id="490"><net_src comp="234" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="491"><net_src comp="2" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="403" pin=5"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="403" pin=6"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="403" pin=7"/></net>

<net id="495"><net_src comp="48" pin="0"/><net_sink comp="403" pin=8"/></net>

<net id="496"><net_src comp="50" pin="0"/><net_sink comp="403" pin=9"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="403" pin=10"/></net>

<net id="498"><net_src comp="54" pin="0"/><net_sink comp="403" pin=11"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="403" pin=12"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="403" pin=13"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="403" pin=14"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="403" pin=15"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="403" pin=16"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="403" pin=17"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="403" pin=18"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="403" pin=19"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="403" pin=20"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="403" pin=21"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="403" pin=22"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="403" pin=23"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="403" pin=24"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="403" pin=25"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="403" pin=26"/></net>

<net id="514"><net_src comp="86" pin="0"/><net_sink comp="403" pin=27"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="403" pin=28"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="403" pin=29"/></net>

<net id="517"><net_src comp="92" pin="0"/><net_sink comp="403" pin=30"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="403" pin=31"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="403" pin=32"/></net>

<net id="520"><net_src comp="98" pin="0"/><net_sink comp="403" pin=33"/></net>

<net id="521"><net_src comp="100" pin="0"/><net_sink comp="403" pin=34"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="403" pin=35"/></net>

<net id="523"><net_src comp="104" pin="0"/><net_sink comp="403" pin=36"/></net>

<net id="524"><net_src comp="106" pin="0"/><net_sink comp="403" pin=37"/></net>

<net id="525"><net_src comp="108" pin="0"/><net_sink comp="403" pin=38"/></net>

<net id="526"><net_src comp="110" pin="0"/><net_sink comp="403" pin=39"/></net>

<net id="527"><net_src comp="112" pin="0"/><net_sink comp="403" pin=40"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="403" pin=41"/></net>

<net id="529"><net_src comp="116" pin="0"/><net_sink comp="403" pin=42"/></net>

<net id="530"><net_src comp="118" pin="0"/><net_sink comp="403" pin=43"/></net>

<net id="531"><net_src comp="120" pin="0"/><net_sink comp="403" pin=44"/></net>

<net id="532"><net_src comp="122" pin="0"/><net_sink comp="403" pin=45"/></net>

<net id="533"><net_src comp="124" pin="0"/><net_sink comp="403" pin=46"/></net>

<net id="534"><net_src comp="126" pin="0"/><net_sink comp="403" pin=47"/></net>

<net id="535"><net_src comp="128" pin="0"/><net_sink comp="403" pin=48"/></net>

<net id="536"><net_src comp="130" pin="0"/><net_sink comp="403" pin=49"/></net>

<net id="537"><net_src comp="132" pin="0"/><net_sink comp="403" pin=50"/></net>

<net id="538"><net_src comp="134" pin="0"/><net_sink comp="403" pin=51"/></net>

<net id="539"><net_src comp="136" pin="0"/><net_sink comp="403" pin=52"/></net>

<net id="540"><net_src comp="138" pin="0"/><net_sink comp="403" pin=53"/></net>

<net id="541"><net_src comp="140" pin="0"/><net_sink comp="403" pin=54"/></net>

<net id="542"><net_src comp="142" pin="0"/><net_sink comp="403" pin=55"/></net>

<net id="543"><net_src comp="144" pin="0"/><net_sink comp="403" pin=56"/></net>

<net id="544"><net_src comp="146" pin="0"/><net_sink comp="403" pin=57"/></net>

<net id="545"><net_src comp="148" pin="0"/><net_sink comp="403" pin=58"/></net>

<net id="546"><net_src comp="150" pin="0"/><net_sink comp="403" pin=59"/></net>

<net id="547"><net_src comp="152" pin="0"/><net_sink comp="403" pin=60"/></net>

<net id="548"><net_src comp="154" pin="0"/><net_sink comp="403" pin=61"/></net>

<net id="549"><net_src comp="156" pin="0"/><net_sink comp="403" pin=62"/></net>

<net id="550"><net_src comp="158" pin="0"/><net_sink comp="403" pin=63"/></net>

<net id="551"><net_src comp="160" pin="0"/><net_sink comp="403" pin=64"/></net>

<net id="552"><net_src comp="162" pin="0"/><net_sink comp="403" pin=65"/></net>

<net id="553"><net_src comp="164" pin="0"/><net_sink comp="403" pin=66"/></net>

<net id="554"><net_src comp="166" pin="0"/><net_sink comp="403" pin=67"/></net>

<net id="555"><net_src comp="168" pin="0"/><net_sink comp="403" pin=68"/></net>

<net id="556"><net_src comp="10" pin="0"/><net_sink comp="403" pin=69"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="403" pin=70"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="403" pin=71"/></net>

<net id="559"><net_src comp="16" pin="0"/><net_sink comp="403" pin=72"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="403" pin=73"/></net>

<net id="561"><net_src comp="20" pin="0"/><net_sink comp="403" pin=74"/></net>

<net id="562"><net_src comp="22" pin="0"/><net_sink comp="403" pin=75"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="403" pin=76"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="403" pin=77"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="403" pin=78"/></net>

<net id="566"><net_src comp="30" pin="0"/><net_sink comp="403" pin=79"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="403" pin=80"/></net>

<net id="568"><net_src comp="34" pin="0"/><net_sink comp="403" pin=81"/></net>

<net id="569"><net_src comp="36" pin="0"/><net_sink comp="403" pin=82"/></net>

<net id="570"><net_src comp="38" pin="0"/><net_sink comp="403" pin=83"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="403" pin=84"/></net>

<net id="597"><net_src comp="240" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="598"><net_src comp="2" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="599"><net_src comp="0" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="600"><net_src comp="10" pin="0"/><net_sink comp="572" pin=7"/></net>

<net id="601"><net_src comp="12" pin="0"/><net_sink comp="572" pin=8"/></net>

<net id="602"><net_src comp="14" pin="0"/><net_sink comp="572" pin=9"/></net>

<net id="603"><net_src comp="16" pin="0"/><net_sink comp="572" pin=10"/></net>

<net id="604"><net_src comp="18" pin="0"/><net_sink comp="572" pin=11"/></net>

<net id="605"><net_src comp="20" pin="0"/><net_sink comp="572" pin=12"/></net>

<net id="606"><net_src comp="22" pin="0"/><net_sink comp="572" pin=13"/></net>

<net id="607"><net_src comp="24" pin="0"/><net_sink comp="572" pin=14"/></net>

<net id="608"><net_src comp="26" pin="0"/><net_sink comp="572" pin=15"/></net>

<net id="609"><net_src comp="28" pin="0"/><net_sink comp="572" pin=16"/></net>

<net id="610"><net_src comp="30" pin="0"/><net_sink comp="572" pin=17"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="572" pin=18"/></net>

<net id="612"><net_src comp="34" pin="0"/><net_sink comp="572" pin=19"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="572" pin=20"/></net>

<net id="614"><net_src comp="38" pin="0"/><net_sink comp="572" pin=21"/></net>

<net id="615"><net_src comp="40" pin="0"/><net_sink comp="572" pin=22"/></net>

<net id="622"><net_src comp="230" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="0" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="2" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="640"><net_src comp="254" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="645"><net_src comp="629" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="572" pin=6"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="186" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="647" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="662"><net_src comp="254" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="254" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="254" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="254" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="254" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="254" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="8" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="693"><net_src comp="198" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="180" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="200" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="4" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="8" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="718" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="725"><net_src comp="642" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="730"><net_src comp="6" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="4" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="186" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="186" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="212" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="731" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="214" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="642" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="757" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="757" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="216" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="190" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="781" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="764" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="790" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="813"><net_src comp="764" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="754" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="200" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="764" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="781" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="784" pin="2"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="816" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="654" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="800" pin="3"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="754" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="218" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="764" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="218" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="775" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="820" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="846" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="629" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="6" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="186" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="880"><net_src comp="875" pin="2"/><net_sink comp="572" pin=4"/></net>

<net id="892"><net_src comp="659" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="896"><net_src comp="663" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="902"><net_src comp="667" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="906"><net_src comp="899" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="910"><net_src comp="671" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="916"><net_src comp="675" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="572" pin=5"/></net>

<net id="924"><net_src comp="679" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="929"><net_src comp="242" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="932"><net_src comp="926" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="936"><net_src comp="246" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="943"><net_src comp="250" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="950"><net_src comp="683" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="956"><net_src comp="714" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="961"><net_src comp="718" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="966"><net_src comp="722" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="974"><net_src comp="735" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="979"><net_src comp="741" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="985"><net_src comp="746" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="990"><net_src comp="625" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="998"><net_src comp="834" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1003"><net_src comp="633" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1008"><net_src comp="875" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="1013"><net_src comp="881" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1018"><net_src comp="885" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="616" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 4 5 6 7 8 9 13 17 18 22 23 26 }
	Port: B_COL | {9 }
	Port: B_ROW | {21 }
	Port: OFMDim_current | {9 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {22 23 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {22 23 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 | {14 15 }
	Port: FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {14 15 }
	Port: FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 | {14 15 }
	Port: p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 | {14 15 }
 - Input state : 
	Port: FC_CIF_0_2 : in_stream_a | {1 2 3 4 5 6 7 8 13 14 15 22 23 26 }
	Port: FC_CIF_0_2 : B_COL | {12 }
	Port: FC_CIF_0_2 : B_ROW | {12 }
	Port: FC_CIF_0_2 : OFMDim_current | {9 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 | {17 18 }
	Port: FC_CIF_0_2 : FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 | {17 18 }
	Port: FC_CIF_0_2 : p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		A_COL_ITER : 1
		store_ln0 : 1
		store_ln128 : 1
		store_ln136 : 1
		specfucore_ln184 : 1
	State 10
	State 11
		bound11 : 1
	State 12
		sub151 : 1
		tmp_18 : 1
	State 13
		zext_ln136 : 1
		icmp_ln136 : 2
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		num_imag_2 : 1
		cmp155_not_mid1 : 2
		cmp155_not23 : 1
		select_ln128 : 3
		select_ln128_1 : 3
		zext_ln128 : 4
		select_ln128_2 : 3
		icmp_ln168 : 5
		or_ln168 : 6
		add_ln136 : 1
		iter_3 : 3
		store_ln128 : 2
		store_ln128 : 4
		store_ln136 : 4
		rend9 : 1
		rend7 : 1
		rend : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln101 : 1
	State 22
		call_ln101 : 1
	State 23
	State 24
		specfucore_ln185 : 1
	State 25
		specfucore_ln186 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_625                            |    4    |    0    |   165   |    50   |
|          |                            grp_fu_629                            |    3    |    0    |   165   |    50   |
|    mul   |                            grp_fu_633                            |    3    |    0    |   165   |    50   |
|          |                         KER_size_0_fu_714                        |    0    |    0    |    0    |   1042  |
|          |                         KER_size_1_fu_881                        |    0    |    0    |    0    |   1042  |
|          |                         KER_bound_fu_885                         |    0    |    0    |    0    |   1042  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6_fu_268         |    0    |    0    |    7    |    67   |
|   call   |               grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403               |    16   | 51.7704 |   1542  |   1325  |
|          | grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572 |    0    |  25.408 |   177   |   386   |
|          |          grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7_fu_616         |    0    |    0    |    96   |    78   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_647                            |    0    |    0    |    0    |    39   |
|          |                           sub151_fu_735                          |    0    |    0    |    0    |    39   |
|          |                           sub154_fu_741                          |    0    |    0    |    0    |    39   |
|    add   |                         add_ln128_fu_775                         |    0    |    0    |    0    |    71   |
|          |                         num_imag_2_fu_784                        |    0    |    0    |    0    |    39   |
|          |                         add_ln136_fu_840                         |    0    |    0    |    0    |    38   |
|          |                            sub_fu_875                            |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln136_fu_764                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln128_fu_770                        |    0    |    0    |    0    |    71   |
|   icmp   |                      cmp155_not_mid1_fu_790                      |    0    |    0    |    0    |    39   |
|          |                        cmp155_not23_fu_795                       |    0    |    0    |    0    |    39   |
|          |                         icmp_ln168_fu_828                        |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln128_fu_800                       |    0    |    0    |    0    |    2    |
|  select  |                       select_ln128_1_fu_808                      |    0    |    0    |    0    |    31   |
|          |                       select_ln128_2_fu_820                      |    0    |    0    |    0    |    32   |
|          |                           iter_3_fu_846                          |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          or_ln168_fu_834                         |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          grp_read_fu_254                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                         grp_write_fu_260                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        valIn_a_data_fu_659                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_1_fu_663                      |    0    |    0    |    0    |    0    |
|   trunc  |                       valIn_a_data_2_fu_667                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_3_fu_671                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_4_fu_675                      |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_5_fu_679                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           cast9_fu_718                           |    0    |    0    |    0    |    0    |
|   zext   |                           cast10_fu_722                          |    0    |    0    |    0    |    0    |
|          |                         zext_ln136_fu_760                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln128_fu_816                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           tmp_18_fu_746                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                  |    26   | 77.1784 |   2317  |   5761  |
|----------|------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------+--------+--------+--------+--------+
|                                                     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------+--------+--------+--------+--------+
|    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B   |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17  |    0   |   16   |   10   |    0   |
|  FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18  |    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|    0   |   16   |   10   |    0   |
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|    0   |   16   |   10   |    0   |
+-----------------------------------------------------+--------+--------+--------+--------+
|                        Total                        |    0   |   256  |   160  |    0   |
+-----------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     KER_bound_reg_1015    |   32   |
|     KER_size_0_reg_953    |   32   |
|    KER_size_1_reg_1010    |   32   |
|OFMDim_current_load_reg_947|   32   |
|      bound11_reg_987      |   64   |
|       cast10_reg_963      |   64   |
|       cast9_reg_958       |   64   |
|  indvar_flatten13_reg_940 |   64   |
|        iter_reg_926       |   31   |
|     mul_ln101_reg_1000    |   32   |
|      num_imag_reg_933     |   32   |
|      or_ln168_reg_995     |    1   |
|          reg_637          |   64   |
|          reg_642          |   32   |
|          reg_654          |   32   |
|       sub151_reg_971      |   32   |
|       sub154_reg_976      |   32   |
|        sub_reg_1005       |   32   |
|       tmp_18_reg_982      |   34   |
|   valIn_a_data_1_reg_893  |   32   |
|   valIn_a_data_2_reg_899  |   32   |
|   valIn_a_data_3_reg_907  |   32   |
|   valIn_a_data_4_reg_913  |   32   |
|   valIn_a_data_5_reg_921  |   32   |
|    valIn_a_data_reg_889   |   32   |
+---------------------------+--------+
|           Total           |   930  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                         grp_write_fu_260                         |  p2  |   2  |  64  |   128  ||    9    |
| grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572 |  p1  |   2  |  32  |   64   ||    9    |
| grp_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_572 |  p4  |   2  |  32  |   64   ||    9    |
|                            grp_fu_625                            |  p0  |   2  |  32  |   64   ||    9    |
|                            grp_fu_625                            |  p1  |   2  |  32  |   64   ||    9    |
|                            grp_fu_629                            |  p0  |   3  |  32  |   96   ||    14   |
|                            grp_fu_629                            |  p1  |   3  |  32  |   96   ||    14   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                              |      |      |      |   576  || 11.3546 ||    73   |
|------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   26   |   77   |  2317  |  5761  |    -   |
|   Memory  |    0   |    -   |    -   |   256  |   160  |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   73   |    -   |
|  Register |    -   |    -   |    -   |   930  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   26   |   88   |  3503  |  5994  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
