#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  6 07:53:07 2021
# Process ID: 2512
# Current directory: C:/work/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4872 C:\work\ip_repo\edit_textlcd_v1_0.xpr
# Log file: C:/work/ip_repo/vivado.log
# Journal file: C:/work/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/ip_repo/edit_textlcd_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/work/ip_repo/textlcd_1.0/hdl/textlcd_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/ip_repo/textlcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/work/ip_repo/edit_textlcd_v1_0.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:textlcd:1.0 - textlcd_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <system> from BD file <C:/work/ip_repo/edit_textlcd_v1_0.srcs/sources_1/bd/system/system.bd>
open_bd_design {C:/work/ip_repo/edit_textlcd_v1_0.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 07:55:25 2021...
