// Seed: 3929264612
module module_0;
  wire id_2;
  tri1 id_3, id_4, id_5;
  tri  id_6 = 1'b0;
  wire id_7;
  assign id_5 = 1;
  assign id_3 = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  wire  id_3
);
  always
    if (1) id_0 <= 1;
    else id_0 = 1;
  and primCall (id_0, id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
