// Seed: 120615075
module module_0;
  assign id_1 = 1'b0;
  wor id_2, id_3;
  assign id_2 = 1 != 1;
  wor id_4 = id_2, id_5;
  wire id_6, id_7;
  assign id_4 = 1'b0;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output uwire id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    id_35,
    output tri0 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input uwire id_17,
    output supply0 id_18,
    input wire id_19,
    input wire id_20,
    input tri id_21,
    input wor id_22,
    input supply0 id_23,
    input wand id_24,
    output tri id_25,
    output supply1 id_26,
    output uwire id_27,
    input wor id_28,
    id_36,
    input wor id_29,
    input wand id_30,
    input supply1 id_31,
    output wor id_32,
    output tri id_33
);
  module_0 modCall_1 ();
endmodule
