###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:44:24 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: VIOLATED Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.423
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.622
- Arrival Time                  3.666
= Slack Time                   -0.043
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.682 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.745 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    1.885 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    1.955 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.186 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.139 | 0.131 |       |   2.360 |    2.317 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | D ^ -> Q ^   | LATCH  | 0.077 | 0.090 | 1.211 |   3.661 |    3.618 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2 | 0.077 | 0.005 |       |   3.666 |    3.622 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |    0.043 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |    0.079 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.272 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.315 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.091 | 0.140 |       |   0.412 |    0.455 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.092 | 0.011 |       |   0.423 |    0.466 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.469
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.669
- Arrival Time                  3.644
= Slack Time                    0.024
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.749 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.813 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    1.952 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.047 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.377 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.161 | 0.135 |       |   2.487 |    2.512 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.045 | 0.099 | 1.055 |   3.641 |    3.665 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.045 | 0.003 |       |   3.644 |    3.669 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |    0.011 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.205 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.249 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.426 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.189 | 0.018 |       |   0.469 |    0.444 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.454
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.654
- Arrival Time                  3.625
= Slack Time                    0.028
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.753 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.817 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    1.956 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.027 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.258 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.140 | 0.135 |       |   2.365 |    2.393 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.030 | 0.084 | 1.174 |   3.624 |    3.652 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.030 | 0.002 |       |   3.625 |    3.654 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |    0.007 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.201 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.244 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |    0.402 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.141 | 0.024 |       |   0.454 |    0.425 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.428
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  3.557
= Slack Time                    0.071
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.796 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.860 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    1.999 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.069 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.301 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.139 | 0.149 |       |   2.379 |    2.450 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.134 | 0.125 | 1.040 |   3.543 |    3.614 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2 | 0.134 | 0.014 |       |   3.557 |    3.628 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.071 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.036 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.158 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.201 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.091 | 0.140 |       |   0.412 |    0.340 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.092 | 0.016 |       |   0.428 |    0.357 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.439
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.639
- Arrival Time                  3.521
= Slack Time                    0.118
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.843 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.907 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.046 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.140 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.470 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.161 | 0.131 |       |   2.483 |    2.601 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.074 | 0.111 | 0.917 |   3.511 |    3.629 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.074 | 0.010 |       |   3.521 |    3.639 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.118 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.082 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.111 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.155 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.313 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.139 | 0.008 |       |   0.439 |    0.321 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.441
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.641
- Arrival Time                  3.512
= Slack Time                    0.129
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.854 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.918 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.057 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.152 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.481 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.161 | 0.131 |       |   2.483 |    2.612 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | D v -> Q v   | LATCH  | 0.097 | 0.124 | 0.887 |   3.494 |    3.624 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A v          | AND2X2 | 0.099 | 0.017 |       |   3.512 |    3.641 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.129 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.094 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.100 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.144 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.301 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.140 | 0.010 |       |   0.441 |    0.312 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.440
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  3.498
= Slack Time                    0.142
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.867 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.931 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.070 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.164 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.269 | 0.305 |       |   2.328 |    2.469 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.151 | 0.133 |       |   2.461 |    2.603 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.069 | 0.108 | 0.920 |   3.488 |    3.630 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.070 | 0.010 |       |   3.498 |    3.640 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.142 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.107 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.087 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.131 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.289 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.140 | 0.010 |       |   0.440 |    0.298 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.437
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.637
- Arrival Time                  3.489
= Slack Time                    0.148
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.873 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.937 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.076 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.146 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.305 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.117 | 0.092 |       |   2.249 |    2.397 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.055 | 0.102 | 1.134 |   3.485 |    3.633 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.055 | 0.004 |       |   3.489 |    3.637 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.148 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.113 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.081 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.124 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |    0.282 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.138 | 0.007 |       |   0.437 |    0.289 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.427
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.627
- Arrival Time                  3.456
= Slack Time                    0.170
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.895 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.959 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.098 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.169 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.400 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.139 | 0.153 |       |   2.382 |    2.552 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.086 | 0.115 | 0.942 |   3.439 |    3.609 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.091 | 0.017 |       |   3.456 |    3.627 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.170 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.135 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.059 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.101 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.091 | 0.140 |       |   0.412 |    0.241 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.092 | 0.015 |       |   0.427 |    0.256 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.458
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.658
- Arrival Time                  3.486
= Slack Time                    0.172
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.897 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.961 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.100 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.195 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.269 | 0.305 |       |   2.328 |    2.500 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.151 | 0.134 |       |   2.462 |    2.634 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.022 | 0.078 | 0.945 |   3.485 |    3.657 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.022 | 0.001 |       |   3.486 |    3.658 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.172 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.137 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.057 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.101 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.278 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.170 | 0.008 |       |   0.458 |    0.286 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.496
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.696
- Arrival Time                  3.519
= Slack Time                    0.178
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.903 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.966 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.106 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.200 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.530 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.161 | 0.139 |       |   2.491 |    2.668 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | D v -> Q v   | LATCH  | 0.064 | 0.105 | 0.915 |   3.511 |    3.688 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A v          | AND2X2 | 0.064 | 0.008 |       |   3.519 |    3.696 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.178 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.142 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.051 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.096 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.273 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.220 | 0.046 |       |   0.496 |    0.319 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.440
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  3.438
= Slack Time                    0.202
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.927 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    1.991 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.130 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.201 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.359 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.124 | 0.102 |       |   2.259 |    2.461 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | D v -> Q v   | LATCH  | 0.031 | 0.083 | 1.094 |   3.436 |    3.639 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A v          | AND2X2 | 0.031 | 0.002 |       |   3.438 |    3.640 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.202 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.167 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.027 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |    0.070 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |    0.227 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.138 | 0.011 |       |   0.440 |    0.238 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.497
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.697
- Arrival Time                  3.473
= Slack Time                    0.223
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.948 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.012 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.151 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.246 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.576 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.160 | 0.132 |       |   2.484 |    2.707 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.033 | 0.087 | 0.901 |   3.472 |    3.695 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.033 | 0.002 |       |   3.473 |    3.697 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.223 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.188 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.006 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.050 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.227 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.220 | 0.046 |       |   0.497 |    0.273 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.436
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.636
- Arrival Time                  3.411
= Slack Time                    0.224
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.949 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.013 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.152 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.247 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.577 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.161 | 0.127 |       |   2.479 |    2.704 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH  | 0.075 | 0.121 | 0.799 |   3.400 |    3.624 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A v          | AND2X2 | 0.075 | 0.012 |       |   3.411 |    3.636 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.224 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.189 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |    0.005 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.049 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.206 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.138 | 0.005 |       |   0.436 |    0.211 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.440
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.641
- Arrival Time                  3.406
= Slack Time                    0.234
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.959 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.023 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.162 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.233 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.391 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.177 | 0.236 |       |   2.392 |    2.627 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.049 | 0.099 | 0.910 |   3.402 |    3.636 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.049 | 0.004 |       |   3.406 |    3.641 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.234 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.199 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.005 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.039 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.196 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.140 | 0.010 |       |   0.440 |    0.206 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.503
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                  3.442
= Slack Time                    0.261
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    1.986 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.050 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.189 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.284 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.613 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.161 | 0.136 |       |   2.488 |    2.749 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | D ^ -> Q ^   | LATCH  | 0.082 | 0.095 | 0.853 |   3.436 |    3.697 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2 | 0.082 | 0.006 |       |   3.442 |    3.703 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.261 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.226 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.032 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |    0.012 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.189 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.223 | 0.052 |       |   0.503 |    0.242 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.444
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.644
- Arrival Time                  3.329
= Slack Time                    0.315
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.040 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.103 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.243 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.313 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.471 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.176 | 0.230 |       |   2.387 |    2.701 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.030 | 0.090 | 0.851 |   3.328 |    3.642 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.030 | 0.001 |       |   3.329 |    3.644 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.315 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.279 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.086 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.043 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |    0.115 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.142 | 0.014 |       |   0.444 |    0.129 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.438
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.638
- Arrival Time                  3.304
= Slack Time                    0.334
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.059 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.123 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.262 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.357 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.686 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.160 | 0.129 |       |   2.481 |    2.815 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.060 | 0.114 | 0.702 |   3.297 |    3.631 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | A v          | AND2X2 | 0.060 | 0.007 |       |   3.304 |    3.638 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.334 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.299 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.105 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.061 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.097 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.139 | 0.007 |       |   0.438 |    0.104 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.504
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.704
- Arrival Time                  3.338
= Slack Time                    0.366
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.091 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.155 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.294 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.389 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.269 | 0.305 |       |   2.328 |    2.694 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.149 | 0.132 |       |   2.459 |    2.825 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH  | 0.091 | 0.133 | 0.728 |   3.320 |    3.686 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | A v          | AND2X2 | 0.100 | 0.017 |       |   3.338 |    3.704 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.366 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.331 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.137 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.093 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |    0.085 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.223 | 0.053 |       |   0.504 |    0.138 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.428
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.628
- Arrival Time                  3.221
= Slack Time                    0.407
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.132 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.196 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.335 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.405 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.636 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.140 | 0.147 |       |   2.377 |    2.784 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH  | 0.072 | 0.122 | 0.711 |   3.210 |    3.617 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A v          | AND2X2 | 0.072 | 0.011 |       |   3.221 |    3.628 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.407 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.372 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.178 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.135 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8  | 0.091 | 0.140 |       |   0.412 |    0.005 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.092 | 0.016 |       |   0.428 |    0.021 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.402
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.602
- Arrival Time                  3.188
= Slack Time                    0.414
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.140 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.203 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.343 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.413 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.285 | 0.322 |       |   2.320 |    2.735 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U1 | A v -> Y ^   | INVX8  | 0.171 | 0.149 |       |   2.469 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | D ^ -> Q ^   | LATCH  | 0.133 | 0.122 | 0.585 |   3.176 |    3.590 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2 | 0.133 | 0.012 |       |   3.188 |    3.602 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.414 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.379 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.185 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.141 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.047 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B ^          | AND2X2 | 0.142 | 0.034 |       |   0.402 |   -0.012 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.436
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.636
- Arrival Time                  3.219
= Slack Time                    0.416
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.141 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.205 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.344 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.439 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.269 | 0.305 |       |   2.328 |    2.744 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.150 | 0.130 |       |   2.458 |    2.874 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.127 | 0.123 | 0.627 |   3.208 |    3.624 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.127 | 0.012 |       |   3.219 |    3.636 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.416 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.381 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.187 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.143 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |    0.014 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.138 | 0.005 |       |   0.436 |    0.019 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.370
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.570
- Arrival Time                  3.152
= Slack Time                    0.418
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.143 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.207 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.346 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.416 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.285 | 0.322 |       |   2.320 |    2.738 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U1  | A v -> Y ^   | INVX8  | 0.159 | 0.116 |       |   2.436 |    2.854 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | D v -> Q v   | LATCH  | 0.068 | 0.116 | 0.592 |   3.144 |    3.562 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A v          | AND2X2 | 0.068 | 0.008 |       |   3.152 |    3.570 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.418 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.382 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.189 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.144 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.050 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B ^          | AND2X2 | 0.113 | 0.002 |       |   0.370 |   -0.048 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.415
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.615
- Arrival Time                  3.192
= Slack Time                    0.423
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.148 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.212 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.351 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.421 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y v   | INVX8  | 0.257 | 0.300 |       |   2.298 |    2.721 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U1 | A v -> Y ^   | INVX8  | 0.141 | 0.105 |       |   2.403 |    2.826 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | D ^ -> Q ^   | LATCH  | 0.081 | 0.089 | 0.692 |   3.184 |    3.607 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2 | 0.081 | 0.008 |       |   3.192 |    3.615 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.423 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.388 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.194 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.148 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.029 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B ^          | AND2X2 | 0.161 | 0.021 |       |   0.415 |   -0.008 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.370
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.570
- Arrival Time                  3.146
= Slack Time                    0.423
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.148 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.212 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.351 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.422 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.721 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8  | 0.132 | 0.100 |       |   2.398 |    2.822 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D v -> Q v   | LATCH  | 0.054 | 0.099 | 0.643 |   3.140 |    3.564 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A v          | AND2X2 | 0.054 | 0.006 |       |   3.146 |    3.570 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.423 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.388 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.194 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.150 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.055 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^          | AND2X2 | 0.113 | 0.002 |       |   0.370 |   -0.054 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.403
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.603
- Arrival Time                  3.175
= Slack Time                    0.428
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.153 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.217 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.356 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.426 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.726 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U1 | A v -> Y ^   | INVX8  | 0.133 | 0.103 |       |   2.401 |    2.829 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | D ^ -> Q ^   | LATCH  | 0.122 | 0.114 | 0.649 |   3.164 |    3.592 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2 | 0.122 | 0.011 |       |   3.175 |    3.603 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.428 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.393 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.199 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.154 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.060 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B ^          | AND2X2 | 0.142 | 0.035 |       |   0.403 |   -0.025 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.496
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.696
- Arrival Time                  3.241
= Slack Time                    0.455
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.180 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.244 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.383 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.478 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8  | 0.281 | 0.330 |       |   2.352 |    2.807 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.154 | 0.110 |       |   2.462 |    2.917 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.074 | 0.101 | 0.674 |   3.237 |    3.692 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A ^          | AND2X2 | 0.074 | 0.004 |       |   3.241 |    3.696 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.455 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.420 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.226 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.182 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |   -0.005 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.220 | 0.045 |       |   0.496 |    0.041 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.440
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.641
- Arrival Time                  3.164
= Slack Time                    0.477
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.202 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.266 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.405 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.475 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.634 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.176 | 0.235 |       |   2.391 |    2.868 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.079 | 0.105 | 0.663 |   3.159 |    3.636 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | A ^          | AND2X2 | 0.079 | 0.004 |       |   3.164 |    3.641 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.477 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.441 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.248 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.203 | 
     | FECTS_clks_clk___L4_I16                            | A v -> Y ^   | INVX8  | 0.135 | 0.157 |       |   0.431 |   -0.046 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.140 | 0.010 |       |   0.440 |   -0.036 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.380
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.579
- Arrival Time                  3.091
= Slack Time                    0.488
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.213 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.277 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.416 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.486 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.786 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8  | 0.134 | 0.110 |       |   2.408 |    2.896 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D v -> Q v   | LATCH  | 0.055 | 0.100 | 0.578 |   3.086 |    3.574 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A v          | AND2X2 | 0.055 | 0.005 |       |   3.091 |    3.579 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.488 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.453 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.259 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.215 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.120 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B ^          | AND2X2 | 0.130 | 0.012 |       |   0.380 |   -0.109 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.399
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.599
- Arrival Time                  3.086
= Slack Time                    0.513
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.238 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.302 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.441 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.512 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.811 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8  | 0.135 | 0.116 |       |   2.414 |    2.928 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D v -> Q v   | LATCH  | 0.047 | 0.096 | 0.571 |   3.082 |    3.595 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A v          | AND2X2 | 0.047 | 0.004 |       |   3.086 |    3.599 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.513 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.478 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.284 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.238 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.119 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B ^          | AND2X2 | 0.146 | 0.005 |       |   0.399 |   -0.114 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.454
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.654
- Arrival Time                  3.140
= Slack Time                    0.514
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.239 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.303 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.442 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.512 | 
     | FECTS_clks_clk___L4_I12                            | A ^ -> Y v   | INVX8  | 0.245 | 0.231 |       |   2.230 |    2.743 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.140 | 0.150 |       |   2.380 |    2.894 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/lat | D v -> Q v   | LATCH  | 0.034 | 0.091 | 0.667 |   3.138 |    3.652 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | A v          | AND2X2 | 0.034 | 0.002 |       |   3.140 |    3.654 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.514 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.478 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.285 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.242 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |   -0.084 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.140 | 0.024 |       |   0.454 |   -0.060 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.444
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.644
- Arrival Time                  3.112
= Slack Time                    0.532
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.257 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.321 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.460 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.530 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.689 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.176 | 0.231 |       |   2.387 |    2.919 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.042 | 0.079 | 0.645 |   3.110 |    3.642 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A ^          | AND2X2 | 0.042 | 0.001 |       |   3.112 |    3.644 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.532 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.497 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.303 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.260 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |   -0.102 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.142 | 0.014 |       |   0.444 |   -0.088 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.440
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.640
- Arrival Time                  3.102
= Slack Time                    0.538
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.263 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.327 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.466 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.536 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.695 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/U1  | A v -> Y ^   | INVX8  | 0.124 | 0.107 |       |   2.264 |    2.802 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.025 | 0.063 | 0.775 |   3.102 |    3.640 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | A ^          | AND2X2 | 0.025 | 0.000 |       |   3.102 |    3.640 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.538 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.503 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.309 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.266 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |   -0.108 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data48_d_reg/mai | B ^          | AND2X2 | 0.138 | 0.010 |       |   0.440 |   -0.098 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt0 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.460
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.660
- Arrival Time                  3.090
= Slack Time                    0.570
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.295 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.359 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.498 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8  | 0.280 | 0.094 |       |   2.023 |    2.593 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8  | 0.269 | 0.305 |       |   2.328 |    2.898 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.150 | 0.133 |       |   2.461 |    3.031 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.034 | 0.090 | 0.537 |   3.087 |    3.658 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.034 | 0.002 |       |   3.090 |    3.660 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.570 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.535 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.341 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8  | 0.086 | 0.044 |       |   0.273 |   -0.297 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8  | 0.170 | 0.177 |       |   0.451 |   -0.120 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.170 | 0.010 |       |   0.460 |   -0.110 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_
gate_data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.437
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.637
- Arrival Time                  3.042
= Slack Time                    0.595
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.320 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.384 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.523 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.593 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8  | 0.223 | 0.158 |       |   2.157 |    2.752 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8  | 0.123 | 0.107 |       |   2.263 |    2.858 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v -> Q v   | LATCH  | 0.044 | 0.103 | 0.671 |   3.037 |    3.632 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | A v          | AND2X2 | 0.044 | 0.005 |       |   3.042 |    3.637 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.595 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.559 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.366 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.082 | 0.043 |       |   0.272 |   -0.323 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.137 | 0.158 |       |   0.430 |   -0.165 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/mai | B ^          | AND2X2 | 0.138 | 0.007 |       |   0.437 |   -0.158 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.416
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.616
- Arrival Time                  2.994
= Slack Time                    0.623
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.348 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.411 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.551 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.621 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.921 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U1 | A v -> Y ^   | INVX8  | 0.135 | 0.119 |       |   2.417 |    3.039 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | D v -> Q v   | LATCH  | 0.056 | 0.101 | 0.469 |   2.987 |    3.609 | 
     | tch                                                |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A v          | AND2X2 | 0.056 | 0.007 |       |   2.994 |    3.616 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.623 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.587 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.394 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.347 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.228 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B ^          | AND2X2 | 0.161 | 0.022 |       |   0.416 |   -0.206 | 
     | in_gate                                            |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][0][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][0][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.433
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.633
- Arrival Time                  2.988
= Slack Time                    0.646
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.371 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.434 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.574 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.644 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.880 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.123 | 0.111 |       |   2.345 |    2.991 | 
     | ][0][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.038 | 0.088 | 0.551 |   2.984 |    3.630 | 
     | ][0][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.038 | 0.003 |       |   2.988 |    3.633 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.646 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.610 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.417 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.371 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.251 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.433 |   -0.212 | 
     | ][0][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][4][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][4][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.433
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.633
- Arrival Time                  2.963
= Slack Time                    0.670
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.395 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.459 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.598 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.669 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.905 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.122 | 0.098 |       |   2.333 |    3.003 | 
     | ][4][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.090 | 0.118 | 0.494 |   2.945 |    3.615 | 
     | ][4][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.098 | 0.018 |       |   2.963 |    3.633 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.670 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.635 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.441 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.395 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.276 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.433 |   -0.237 | 
     | ][4][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][6][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.433
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.633
- Arrival Time                  2.946
= Slack Time                    0.688
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.413 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.476 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.616 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.686 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.922 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.122 | 0.099 |       |   2.333 |    3.021 | 
     | ][6][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.070 | 0.105 | 0.493 |   2.932 |    3.620 | 
     | ][6][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.071 | 0.013 |       |   2.946 |    3.633 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.652 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.412 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.293 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.433 |   -0.254 | 
     | ][6][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.416
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.616
- Arrival Time                  2.921
= Slack Time                    0.695
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.420 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.484 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.623 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.693 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    2.993 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8  | 0.135 | 0.118 |       |   2.417 |    3.112 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/lat | D v -> Q v   | LATCH  | 0.049 | 0.100 | 0.398 |   2.914 |    3.609 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | A v          | AND2X2 | 0.049 | 0.007 |       |   2.921 |    3.616 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.695 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.660 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.466 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.420 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.301 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data32_d_reg/mai | B ^          | AND2X2 | 0.161 | 0.022 |       |   0.416 |   -0.279 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][5][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.433
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  2.938
= Slack Time                    0.696
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.421 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.485 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.624 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.694 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.930 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.120 | 0.092 |       |   2.326 |    3.022 | 
     | ][5][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.064 | 0.103 | 0.498 |   2.927 |    3.623 | 
     | ][5][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.064 | 0.011 |       |   2.938 |    3.634 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.696 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.660 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.467 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.421 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.302 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.433 |   -0.262 | 
     | ][5][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][3][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.434
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  2.934
= Slack Time                    0.699
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.424 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.488 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.627 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.698 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.934 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.120 | 0.091 |       |   2.326 |    3.025 | 
     | ][3][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.053 | 0.096 | 0.503 |   2.924 |    3.624 | 
     | ][3][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.054 | 0.010 |       |   2.934 |    3.634 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.664 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.470 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.424 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.305 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.434 |   -0.266 | 
     | ][3][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][2][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.433
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.633
- Arrival Time                  2.930
= Slack Time                    0.703
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.428 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.492 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.631 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.701 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.938 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.122 | 0.099 |       |   2.334 |    3.037 | 
     | ][2][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.075 | 0.109 | 0.474 |   2.917 |    3.620 | 
     | ][2][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.076 | 0.013 |       |   2.930 |    3.633 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.703 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.668 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.474 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.428 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.309 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.039 |       |   0.433 |   -0.270 | 
     | ][2][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.368
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.568
- Arrival Time                  2.862
= Slack Time                    0.706
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.431 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.495 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.634 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.704 | 
     | FECTS_clks_clk___L4_I8                             | A ^ -> Y v   | INVX8  | 0.285 | 0.322 |       |   2.320 |    3.026 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8  | 0.172 | 0.154 |       |   2.475 |    3.180 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | D ^ -> Q ^   | LATCH  | 0.141 | 0.126 | 0.240 |   2.841 |    3.546 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2 | 0.142 | 0.021 |       |   2.862 |    3.568 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.706 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.670 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.477 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y v   | INVX8  | 0.088 | 0.051 |       |   0.280 |   -0.426 | 
     | FECTS_clks_clk___L4_I19                            | A v -> Y ^   | INVX8  | 0.086 | 0.084 |       |   0.364 |   -0.342 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B ^          | AND2X2 | 0.089 | 0.004 |       |   0.368 |   -0.338 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][1][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.434
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.634
- Arrival Time                  2.903
= Slack Time                    0.730
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.455 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.519 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.658 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.729 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.965 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.120 | 0.092 |       |   2.326 |    3.056 | 
     | ][1][head_ptr] /U1                                 |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.072 | 0.106 | 0.457 |   2.889 |    3.619 | 
     | ][1][head_ptr] /latch                              |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.074 | 0.014 |       |   2.903 |    3.634 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.730 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.695 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.501 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.455 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.336 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.174 | 0.040 |       |   0.434 |   -0.297 | 
     | ][1][head_ptr] /main_gate                          |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][15][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][15][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.426
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.626
- Arrival Time                  2.890
= Slack Time                    0.736
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.461 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.525 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.664 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.735 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.971 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.121 | 0.093 |       |   2.328 |    3.064 | 
     | ][15][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.051 | 0.100 | 0.455 |   2.883 |    3.619 | 
     | ][15][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.051 | 0.007 |       |   2.890 |    3.626 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.736 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.701 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.507 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.461 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.342 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.171 | 0.032 |       |   0.426 |   -0.310 | 
     | ][15][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][11][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][11][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.423
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.623
- Arrival Time                  2.860
= Slack Time                    0.763
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.488 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.552 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.691 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.761 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    2.998 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.123 | 0.111 |       |   2.345 |    3.108 | 
     | ][11][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.094 | 0.123 | 0.371 |   2.839 |    3.602 | 
     | ][11][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.103 | 0.021 |       |   2.860 |    3.623 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.763 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.728 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.534 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.488 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.369 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.168 | 0.028 |       |   0.423 |   -0.340 | 
     | ][11][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.381
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.581
- Arrival Time                  2.816
= Slack Time                    0.765
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.490 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.554 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.693 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.764 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    3.063 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U1  | A v -> Y ^   | INVX8  | 0.136 | 0.119 |       |   2.417 |    3.182 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | D v -> Q v   | LATCH  | 0.039 | 0.107 | 0.289 |   2.813 |    3.579 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A v          | AND2X2 | 0.039 | 0.002 |       |   2.816 |    3.581 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.765 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.730 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.536 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y v   | INVX8  | 0.078 | 0.045 |       |   0.273 |   -0.492 | 
     | FECTS_clks_clk___L4_I21                            | A v -> Y ^   | INVX8  | 0.113 | 0.094 |       |   0.368 |   -0.397 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B ^          | AND2X2 | 0.131 | 0.013 |       |   0.381 |   -0.384 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Setup Check with Pin \tx_core/tx_crc/crcpkt2 /clk_
gate_data40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/main_gate/A (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/latch/Q     (v) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.399
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.599
- Arrival Time                  2.813
= Slack Time                    0.786
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.511 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.574 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.714 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.784 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8  | 0.243 | 0.300 |       |   2.298 |    3.084 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/U1  | A v -> Y ^   | INVX8  | 0.135 | 0.115 |       |   2.414 |    3.199 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/lat | D v -> Q v   | LATCH  | 0.075 | 0.119 | 0.270 |   2.802 |    3.588 | 
     | ch                                                 |              |        |       |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | A v          | AND2X2 | 0.076 | 0.011 |       |   2.813 |    3.599 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.786 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.750 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.557 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.510 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.391 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data40_d_reg/mai | B ^          | AND2X2 | 0.146 | 0.004 |       |   0.399 |   -0.387 | 
     | n_gate                                             |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Setup Check with Pin \tx_core/dma_reg_tx /\clk_gate_
clink_ptr_reg[l_reg][10][head_ptr] /main_gate/B 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
main_gate/A (v) checked with  leading edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][10][head_ptr] /
latch/Q     (v) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          0.432
- Clock Gating Setup            0.000
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.632
- Arrival Time                  2.826
= Slack Time                    0.806
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |        | 0.120 |       |       |   1.725 |    2.531 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8  | 0.098 | 0.064 |       |   1.789 |    2.595 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8  | 0.116 | 0.139 |       |   1.928 |    2.734 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8  | 0.156 | 0.070 |       |   1.998 |    2.804 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8  | 0.232 | 0.236 |       |   2.234 |    3.040 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8  | 0.122 | 0.101 |       |   2.336 |    3.141 | 
     | ][10][head_ptr] /U1                                |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D v -> Q v   | LATCH  | 0.079 | 0.115 | 0.357 |   2.808 |    3.613 | 
     | ][10][head_ptr] /latch                             |              |        |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v          | AND2X2 | 0.087 | 0.018 |       |   2.826 |    3.632 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay |  Time | Arrival | Required | 
     |                                                    |              |        |       |       | Given |  Time   |   Time   | 
     |                                                    |              |        |       |       |  To   |         |          | 
     |                                                    |              |        |       |       | Start |         |          | 
     |                                                    |              |        |       |       | Point |         |          | 
     |----------------------------------------------------+--------------+--------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.120 |       |       |   0.000 |   -0.806 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.074 | 0.035 |       |   0.035 |   -0.770 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.137 | 0.194 |       |   0.229 |   -0.577 | 
     | FECTS_clks_clk___L3_I4                             | A ^ -> Y v   | INVX8  | 0.088 | 0.046 |       |   0.275 |   -0.531 | 
     | FECTS_clks_clk___L4_I18                            | A v -> Y ^   | INVX8  | 0.139 | 0.119 |       |   0.394 |   -0.411 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | B ^          | AND2X2 | 0.173 | 0.038 |       |   0.432 |   -0.374 | 
     | ][10][head_ptr] /main_gate                         |              |        |       |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

