
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#number of equivalent faults = 1278
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s
T'01010111000101010000000001100000101100010'
T'00000000000000001000000000000100000011101'
T'10000000000000001000000010010000001110100'
T'10100000000000001000100100000001110100100'
T'10001000010100001000000010000100001110100'
T'10000101100000001000000010010001010100100'
T'10111000101000001000000000000001101000010'
T'10000100100010001000000000000000001100010'
T'10111000101110101000100000001000010001000'
T'10000000000001000000000000000000111000001'
T'10010000100000001100000000000000101111110'
T'10001001000000011010000000000000110110100'
T'10011000000100001011000000000000001011100'
T'10000100100000000100110010010000010111100'
T'10001000000001001011101010000000000101110'
T'10001000000010001011100010111010001101100'
T'00010000000010000000000000000000100100001'
T'00000000000000000001000000001000000011011'
T'10000000000001000000000000000000111100110'
T'00000000000000000001000010010001010011100'
T'00010000100000000000100000001011000100001'
T'01010000000000000000100010001010000011100'
T'00000000000000000010000010100010010101010'
T'00000000000000000100000011000100001100100'
T'00010000000000000000100000001100000100011'
T'00000000000000001000000011001000111001000'
T'00100000100000001000000010110000111000001'
T'00000000000000000001100100001000000010110'
T'11000000000001001000101110000000110000011'
T'00000000000000001000101000001000001000000'
T'00000000000000000100110000001000100000100'
T'11000000010001001000110010000000100000001'
T'00000000000000001000110000001000000110010'
T'10000000000001001100000011000000111000001'
T'00010000100100010000000000000000101001110'
T'00001000000010110001000010000000000010011'
T'00100000101000100000000000000000111001000'
T'00001000000011000001000000000000000100011'
T'10000000110010000000000000000000000001100'
T'10000000101100000010000010000000000010101'
T'00011001000010000000000000000000100011000'
T'10001011100000001100000000000100000110001'
T'00101010000010000000000000000000101101110'
T'10001010000010000000000000000000110110110'
T'01001100000010000000000000000000010000000'
T'10001100100000001100000001000100000011001'
T'10001100000010000000000000000000010000000'
T'10110000101100001000000000000100000011101'
T'11001000100000000000000000000000010001000'
T'10000000000000001010000010000000000100101'
T'10100000100000001000000000000000111000011'
T'11000000010000001000100110000000110000001'
T'10000000000000001000010010000000100000011'
T'10001001100000001100000001000000000010001'
T'10000100100000001000000000000000000111001'
T'01000000010000001000000000000100000010001'
T'00000000000000000001000010011000111001000'
T'00000000000000000010000010101000101111010'
T'10100000000010001000000000100000101000001'
T'10000000010000001000001010000000100000011'
T'00001000000010100001000010000000000110011'
T'10000010100000001000000001000000000110001'
T'10000000000000000100000000000000000100010'
T'00010000000000001000000000000000000000100'
T'00100000000000000000000000001000111000100'
T'00001000100000000000100010000000010001100'

#number of aborted faults = 93

#number of redundant faults = 0

#number of calling podem1 = 159

#total number of backtracks = 4656

#FAULT COVERAGE RESULTS :
#number of test vectors = 66
#total number of gate faults = 2390
#total number of detected faults = 2263
#total gate fault coverage = 94.69%
#number of equivalent gate faults = 1278
#number of equivalent detected faults = 1217
#equivalent gate fault coverage = 95.23%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.1s 0.1s
