

================================================================
== Vivado HLS Report for 'conv1_1'
================================================================
* Date:           Tue Jun  9 14:14:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.050 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   351465|   351465| 3.515 ms | 3.515 ms |  351465|  351465|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   351464|   351464|     87866|          -|          -|     4|    no    |
        | + Loop 1.1              |    87864|    87864|      3138|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |     3136|     3136|       112|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |      110|      110|        22|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |       20|       20|         4|          -|          -|     5|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    219|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     26|    -|
|Register         |        -|      -|    245|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    245|    245|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln71_fu_431_p2      |     *    |      3|  0|  21|          32|          32|
    |add_ln71_1_fu_399_p2    |     +    |      0|  0|   7|           5|           5|
    |add_ln71_2_fu_206_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln71_3_fu_323_p2    |     +    |      0|  0|   6|           6|           6|
    |add_ln71_4_fu_340_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln71_5_fu_421_p2    |     +    |      0|  0|   8|           8|           8|
    |add_ln71_fu_313_p2      |     +    |      0|  0|   7|           5|           5|
    |add_ln75_1_fu_373_p2    |     +    |      0|  0|  13|          13|          13|
    |add_ln75_fu_250_p2      |     +    |      0|  0|  10|          10|          10|
    |i_fu_240_p2             |     +    |      0|  0|   7|           5|           1|
    |j_fu_291_p2             |     +    |      0|  0|   7|           5|           1|
    |k_fu_307_p2             |     +    |      0|  0|   4|           3|           1|
    |l_fu_393_p2             |     +    |      0|  0|   4|           3|           1|
    |nb_filtre_fu_180_p2     |     +    |      0|  0|   4|           3|           1|
    |res_fu_435_p2           |     +    |      0|  0|  32|          32|          32|
    |sub_ln75_1_fu_279_p2    |     -    |      0|  0|  13|          13|          13|
    |sub_ln75_fu_224_p2      |     -    |      0|  0|   9|           9|           9|
    |icmp_ln13_fu_350_p2     |   icmp   |      0|  0|  12|          32|           1|
    |icmp_ln64_fu_174_p2     |   icmp   |      0|  0|   2|           3|           4|
    |icmp_ln65_fu_234_p2     |   icmp   |      0|  0|   2|           5|           4|
    |icmp_ln66_fu_285_p2     |   icmp   |      0|  0|   2|           5|           4|
    |icmp_ln68_fu_301_p2     |   icmp   |      0|  0|   2|           3|           3|
    |icmp_ln69_fu_387_p2     |   icmp   |      0|  0|   2|           3|           3|
    |return_value_fu_356_p3  |  select  |      0|  0|  31|           1|          31|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      3|  0| 219|         218|         202|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   5|         10|    1|         10|
    |i_0_reg_104         |   3|          2|    5|         10|
    |j_0_reg_116         |   3|          2|    5|         10|
    |k_0_reg_128         |   3|          2|    3|          6|
    |l_0_reg_151         |   3|          2|    3|          6|
    |nb_filtre_0_reg_93  |   3|          2|    3|          6|
    |res_4_reg_162       |   3|          2|   32|         64|
    |x_assign_reg_139    |   3|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  26|         24|   84|        176|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln71_2_reg_448   |   6|   0|    6|          0|
    |add_ln71_4_reg_492   |   8|   0|    8|          0|
    |add_ln71_reg_487     |   5|   0|    5|          0|
    |ap_CS_fsm            |   9|   0|    9|          0|
    |i_0_reg_104          |   5|   0|    5|          0|
    |i_reg_461            |   5|   0|    5|          0|
    |input_load_reg_515   |  32|   0|   32|          0|
    |j_0_reg_116          |   5|   0|    5|          0|
    |j_reg_474            |   5|   0|    5|          0|
    |k_0_reg_128          |   3|   0|    3|          0|
    |k_reg_482            |   3|   0|    3|          0|
    |kernel_load_reg_520  |  32|   0|   32|          0|
    |l_0_reg_151          |   3|   0|    3|          0|
    |l_reg_500            |   3|   0|    3|          0|
    |mul_ln71_reg_525     |  32|   0|   32|          0|
    |nb_filtre_0_reg_93   |   3|   0|    3|          0|
    |nb_filtre_reg_443    |   3|   0|    3|          0|
    |res_4_reg_162        |  32|   0|   32|          0|
    |sext_ln75_reg_453    |   8|   0|   10|          2|
    |sub_ln75_1_reg_466   |  11|   0|   13|          2|
    |x_assign_reg_139     |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 245|   0|  249|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv1_1   | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|kernel_address0    | out |    7|  ap_memory |    kernel    |     array    |
|kernel_ce0         | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0          |  in |   32|  ap_memory |    kernel    |     array    |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !30"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %kernel) nounwind, !map !36"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3136 x i32]* %output_r) nounwind, !map !43"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @conv1_1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "br label %.loopexit" [../C_implementation/lenet5.c:64]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%nb_filtre_0 = phi i3 [ 0, %0 ], [ %nb_filtre, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'nb_filtre_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%icmp_ln64 = icmp eq i3 %nb_filtre_0, -4" [../C_implementation/lenet5.c:64]   --->   Operation 16 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.76ns)   --->   "%nb_filtre = add i3 %nb_filtre_0, 1" [../C_implementation/lenet5.c:64]   --->   Operation 18 'add' 'nb_filtre' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %3, label %.preheader3.preheader" [../C_implementation/lenet5.c:64]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i3 %nb_filtre_0 to i6" [../C_implementation/lenet5.c:71]   --->   Operation 20 'zext' 'zext_ln71' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %nb_filtre_0, i2 0)" [../C_implementation/lenet5.c:71]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i5 %tmp to i6" [../C_implementation/lenet5.c:71]   --->   Operation 22 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i5 %tmp to i9" [../C_implementation/lenet5.c:71]   --->   Operation 23 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%add_ln71_2 = add i6 %zext_ln71, %zext_ln71_1" [../C_implementation/lenet5.c:71]   --->   Operation 24 'add' 'add_ln71_2' <Predicate = (!icmp_ln64)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %nb_filtre_0, i5 0)" [../C_implementation/lenet5.c:75]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %tmp_1 to i9" [../C_implementation/lenet5.c:75]   --->   Operation 26 'zext' 'zext_ln75' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%sub_ln75 = sub i9 %zext_ln75, %zext_ln71_2" [../C_implementation/lenet5.c:75]   --->   Operation 27 'sub' 'sub_ln75' <Predicate = (!icmp_ln64)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i9 %sub_ln75 to i10" [../C_implementation/lenet5.c:75]   --->   Operation 28 'sext' 'sext_ln75' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.46ns)   --->   "br label %.preheader3" [../C_implementation/lenet5.c:65]   --->   Operation 29 'br' <Predicate = (!icmp_ln64)> <Delay = 0.46>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [../C_implementation/lenet5.c:81]   --->   Operation 30 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln65 = icmp eq i5 %i_0, -4" [../C_implementation/lenet5.c:65]   --->   Operation 32 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.02ns)   --->   "%i = add i5 %i_0, 1" [../C_implementation/lenet5.c:65]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit, label %.preheader2.preheader" [../C_implementation/lenet5.c:65]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i5 %i_0 to i10" [../C_implementation/lenet5.c:75]   --->   Operation 36 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.36ns)   --->   "%add_ln75 = add i10 %sext_ln75, %zext_ln75_1" [../C_implementation/lenet5.c:75]   --->   Operation 37 'add' 'add_ln75' <Predicate = (!icmp_ln65)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i10 %add_ln75 to i8" [../C_implementation/lenet5.c:75]   --->   Operation 38 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %trunc_ln75, i5 0)" [../C_implementation/lenet5.c:75]   --->   Operation 39 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln75, i2 0)" [../C_implementation/lenet5.c:75]   --->   Operation 40 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %tmp_2 to i13" [../C_implementation/lenet5.c:75]   --->   Operation 41 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.53ns)   --->   "%sub_ln75_1 = sub i13 %p_shl3_cast, %sext_ln75_1" [../C_implementation/lenet5.c:75]   --->   Operation 42 'sub' 'sub_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.46ns)   --->   "br label %.preheader2" [../C_implementation/lenet5.c:66]   --->   Operation 43 'br' <Predicate = (!icmp_ln65)> <Delay = 0.46>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 45 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln66 = icmp eq i5 %j_0, -4" [../C_implementation/lenet5.c:66]   --->   Operation 46 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.02ns)   --->   "%j = add i5 %j_0, 1" [../C_implementation/lenet5.c:66]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader3.loopexit, label %.preheader1.preheader" [../C_implementation/lenet5.c:66]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.46ns)   --->   "br label %.preheader1" [../C_implementation/lenet5.c:68]   --->   Operation 50 'br' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 51 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.45>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 52 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%x_assign = phi i32 [ %res_4, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]" [../C_implementation/lenet5.c:71]   --->   Operation 53 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i3 %k_0 to i5" [../C_implementation/lenet5.c:68]   --->   Operation 54 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln68 = icmp eq i3 %k_0, -3" [../C_implementation/lenet5.c:68]   --->   Operation 55 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.76ns)   --->   "%k = add i3 %k_0, 1" [../C_implementation/lenet5.c:68]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %2, label %.preheader.preheader" [../C_implementation/lenet5.c:68]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.02ns)   --->   "%add_ln71 = add i5 %i_0, %zext_ln68" [../C_implementation/lenet5.c:71]   --->   Operation 59 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i3 %k_0 to i6" [../C_implementation/lenet5.c:71]   --->   Operation 60 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.28ns)   --->   "%add_ln71_3 = add i6 %zext_ln71_4, %add_ln71_2" [../C_implementation/lenet5.c:71]   --->   Operation 61 'add' 'add_ln71_3' <Predicate = (!icmp_ln68)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i6 %add_ln71_3 to i8" [../C_implementation/lenet5.c:71]   --->   Operation 62 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln71_3, i2 0)" [../C_implementation/lenet5.c:71]   --->   Operation 63 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.30ns)   --->   "%add_ln71_4 = add i8 %p_shl5_cast, %zext_ln71_5" [../C_implementation/lenet5.c:71]   --->   Operation 64 'add' 'add_ln71_4' <Predicate = (!icmp_ln68)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.46ns)   --->   "br label %.preheader" [../C_implementation/lenet5.c:69]   --->   Operation 65 'br' <Predicate = (!icmp_ln68)> <Delay = 0.46>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %x_assign to i31" [../C_implementation/lenet5.c:68]   --->   Operation 66 'trunc' 'trunc_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.96ns)   --->   "%icmp_ln13 = icmp sgt i32 %x_assign, 0" [../C_implementation/lenet5.c:13->../C_implementation/lenet5.c:75]   --->   Operation 67 'icmp' 'icmp_ln13' <Predicate = (icmp_ln68)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.71ns)   --->   "%return_value = select i1 %icmp_ln13, i31 %trunc_ln68, i31 0" [../C_implementation/lenet5.c:13->../C_implementation/lenet5.c:75]   --->   Operation 68 'select' 'return_value' <Predicate = (icmp_ln68)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i31 %return_value to i32" [../C_implementation/lenet5.c:13->../C_implementation/lenet5.c:75]   --->   Operation 69 'zext' 'zext_ln13' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i5 %j_0 to i13" [../C_implementation/lenet5.c:75]   --->   Operation 70 'zext' 'zext_ln75_2' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.53ns)   --->   "%add_ln75_1 = add i13 %sub_ln75_1, %zext_ln75_2" [../C_implementation/lenet5.c:75]   --->   Operation 71 'add' 'add_ln75_1' <Predicate = (icmp_ln68)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i13 %add_ln75_1 to i64" [../C_implementation/lenet5.c:75]   --->   Operation 72 'zext' 'zext_ln75_3' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [3136 x i32]* %output_r, i64 0, i64 %zext_ln75_3" [../C_implementation/lenet5.c:75]   --->   Operation 73 'getelementptr' 'output_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.77ns)   --->   "store i32 %zext_ln13, i32* %output_addr, align 4" [../C_implementation/lenet5.c:75]   --->   Operation 74 'store' <Predicate = (icmp_ln68)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader2" [../C_implementation/lenet5.c:66]   --->   Operation 75 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.07>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 76 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%res_4 = phi i32 [ %res, %1 ], [ %x_assign, %.preheader.preheader ]"   --->   Operation 77 'phi' 'res_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %l_0 to i5" [../C_implementation/lenet5.c:69]   --->   Operation 78 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.98ns)   --->   "%icmp_ln69 = icmp eq i3 %l_0, -3" [../C_implementation/lenet5.c:69]   --->   Operation 79 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.76ns)   --->   "%l = add i3 %l_0, 1" [../C_implementation/lenet5.c:69]   --->   Operation 81 'add' 'l' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %.preheader1.loopexit, label %1" [../C_implementation/lenet5.c:69]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.02ns)   --->   "%add_ln71_1 = add i5 %zext_ln69, %j_0" [../C_implementation/lenet5.c:71]   --->   Operation 83 'add' 'add_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln71, i5 %add_ln71_1)" [../C_implementation/lenet5.c:71]   --->   Operation 84 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i10 %tmp_6 to i64" [../C_implementation/lenet5.c:71]   --->   Operation 85 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %zext_ln71_3" [../C_implementation/lenet5.c:71]   --->   Operation 86 'getelementptr' 'input_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (2.77ns)   --->   "%input_load = load i32* %input_addr, align 4" [../C_implementation/lenet5.c:71]   --->   Operation 87 'load' 'input_load' <Predicate = (!icmp_ln69)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln71_6 = zext i3 %l_0 to i8" [../C_implementation/lenet5.c:71]   --->   Operation 88 'zext' 'zext_ln71_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.30ns)   --->   "%add_ln71_5 = add i8 %add_ln71_4, %zext_ln71_6" [../C_implementation/lenet5.c:71]   --->   Operation 89 'add' 'add_ln71_5' <Predicate = (!icmp_ln69)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln71_7 = zext i8 %add_ln71_5 to i64" [../C_implementation/lenet5.c:71]   --->   Operation 90 'zext' 'zext_ln71_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [100 x i32]* %kernel, i64 0, i64 %zext_ln71_7" [../C_implementation/lenet5.c:71]   --->   Operation 91 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (2.77ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [../C_implementation/lenet5.c:71]   --->   Operation 92 'load' 'kernel_load' <Predicate = (!icmp_ln69)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 93 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 94 [1/2] (2.77ns)   --->   "%input_load = load i32* %input_addr, align 4" [../C_implementation/lenet5.c:71]   --->   Operation 94 'load' 'input_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_7 : Operation 95 [1/2] (2.77ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [../C_implementation/lenet5.c:71]   --->   Operation 95 'load' 'kernel_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 96 [1/1] (7.05ns)   --->   "%mul_ln71 = mul nsw i32 %kernel_load, %input_load" [../C_implementation/lenet5.c:71]   --->   Operation 96 'mul' 'mul_ln71' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 97 [1/1] (1.89ns)   --->   "%res = add nsw i32 %res_4, %mul_ln71" [../C_implementation/lenet5.c:71]   --->   Operation 97 'add' 'res' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader" [../C_implementation/lenet5.c:69]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
br_ln64           (br               ) [ 0111111111]
nb_filtre_0       (phi              ) [ 0010000000]
icmp_ln64         (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
nb_filtre         (add              ) [ 0111111111]
br_ln64           (br               ) [ 0000000000]
zext_ln71         (zext             ) [ 0000000000]
tmp               (bitconcatenate   ) [ 0000000000]
zext_ln71_1       (zext             ) [ 0000000000]
zext_ln71_2       (zext             ) [ 0000000000]
add_ln71_2        (add              ) [ 0001111111]
tmp_1             (bitconcatenate   ) [ 0000000000]
zext_ln75         (zext             ) [ 0000000000]
sub_ln75          (sub              ) [ 0000000000]
sext_ln75         (sext             ) [ 0001111111]
br_ln65           (br               ) [ 0011111111]
ret_ln81          (ret              ) [ 0000000000]
i_0               (phi              ) [ 0001011111]
icmp_ln65         (icmp             ) [ 0011111111]
empty_2           (speclooptripcount) [ 0000000000]
i                 (add              ) [ 0011111111]
br_ln65           (br               ) [ 0000000000]
zext_ln75_1       (zext             ) [ 0000000000]
add_ln75          (add              ) [ 0000000000]
trunc_ln75        (trunc            ) [ 0000000000]
p_shl3_cast       (bitconcatenate   ) [ 0000000000]
tmp_2             (bitconcatenate   ) [ 0000000000]
sext_ln75_1       (sext             ) [ 0000000000]
sub_ln75_1        (sub              ) [ 0000111111]
br_ln66           (br               ) [ 0011111111]
br_ln0            (br               ) [ 0111111111]
j_0               (phi              ) [ 0000111111]
icmp_ln66         (icmp             ) [ 0011111111]
empty_3           (speclooptripcount) [ 0000000000]
j                 (add              ) [ 0011111111]
br_ln66           (br               ) [ 0000000000]
br_ln68           (br               ) [ 0011111111]
br_ln0            (br               ) [ 0011111111]
k_0               (phi              ) [ 0000010000]
x_assign          (phi              ) [ 0000011111]
zext_ln68         (zext             ) [ 0000000000]
icmp_ln68         (icmp             ) [ 0011111111]
empty_4           (speclooptripcount) [ 0000000000]
k                 (add              ) [ 0011111111]
br_ln68           (br               ) [ 0000000000]
add_ln71          (add              ) [ 0000001111]
zext_ln71_4       (zext             ) [ 0000000000]
add_ln71_3        (add              ) [ 0000000000]
zext_ln71_5       (zext             ) [ 0000000000]
p_shl5_cast       (bitconcatenate   ) [ 0000000000]
add_ln71_4        (add              ) [ 0000001111]
br_ln69           (br               ) [ 0011111111]
trunc_ln68        (trunc            ) [ 0000000000]
icmp_ln13         (icmp             ) [ 0000000000]
return_value      (select           ) [ 0000000000]
zext_ln13         (zext             ) [ 0000000000]
zext_ln75_2       (zext             ) [ 0000000000]
add_ln75_1        (add              ) [ 0000000000]
zext_ln75_3       (zext             ) [ 0000000000]
output_addr       (getelementptr    ) [ 0000000000]
store_ln75        (store            ) [ 0000000000]
br_ln66           (br               ) [ 0011111111]
l_0               (phi              ) [ 0000001000]
res_4             (phi              ) [ 0011111111]
zext_ln69         (zext             ) [ 0000000000]
icmp_ln69         (icmp             ) [ 0011111111]
empty_5           (speclooptripcount) [ 0000000000]
l                 (add              ) [ 0011111111]
br_ln69           (br               ) [ 0000000000]
add_ln71_1        (add              ) [ 0000000000]
tmp_6             (bitconcatenate   ) [ 0000000000]
zext_ln71_3       (zext             ) [ 0000000000]
input_addr        (getelementptr    ) [ 0000000100]
zext_ln71_6       (zext             ) [ 0000000000]
add_ln71_5        (add              ) [ 0000000000]
zext_ln71_7       (zext             ) [ 0000000000]
kernel_addr       (getelementptr    ) [ 0000000100]
br_ln0            (br               ) [ 0011111111]
input_load        (load             ) [ 0000000010]
kernel_load       (load             ) [ 0000000010]
mul_ln71          (mul              ) [ 0000000001]
res               (add              ) [ 0011111111]
br_ln69           (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="output_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="13" slack="0"/>
<pin id="58" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln75_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="12" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="input_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="kernel_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/6 "/>
</bind>
</comp>

<comp id="93" class="1005" name="nb_filtre_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="1"/>
<pin id="95" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="nb_filtre_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="nb_filtre_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nb_filtre_0/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="k_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="x_assign_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_assign_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="l_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="l_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/6 "/>
</bind>
</comp>

<comp id="162" class="1005" name="res_4_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_4 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="res_4_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_4/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln64_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="nb_filtre_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nb_filtre/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln71_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln71_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln71_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln71_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln75_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln75_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln75_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln65_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln75_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln75_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="1"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln75_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl3_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln75_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln75_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="0"/>
<pin id="282" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln66_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln68_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln68_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="k_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln71_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="2"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln71_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_4/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln71_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="3"/>
<pin id="326" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln71_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_5/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl5_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln71_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_4/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln68_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln13_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="return_value_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="31" slack="0"/>
<pin id="359" dir="0" index="2" bw="31" slack="0"/>
<pin id="360" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="return_value/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln75_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln75_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="2"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln75_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_3/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln69_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln69_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="l_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln71_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="2"/>
<pin id="402" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="1"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln71_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln71_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_6/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln71_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_5/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln71_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_7/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mul_ln71_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="res_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="3"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res/9 "/>
</bind>
</comp>

<comp id="443" class="1005" name="nb_filtre_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nb_filtre "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln71_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="3"/>
<pin id="450" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="add_ln71_2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sext_ln75_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="1"/>
<pin id="455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="461" class="1005" name="i_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="466" class="1005" name="sub_ln75_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="2"/>
<pin id="468" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln75_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="j_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="482" class="1005" name="k_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln71_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="1"/>
<pin id="489" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln71_4_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="l_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="505" class="1005" name="input_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="1"/>
<pin id="507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="kernel_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="1"/>
<pin id="512" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="input_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="kernel_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="525" class="1005" name="mul_ln71_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71 "/>
</bind>
</comp>

<comp id="530" class="1005" name="res_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="50" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="50" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="172"><net_src comp="139" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="97" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="97" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="97" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="97" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="190" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="186" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="97" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="202" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="108" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="108" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="108" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="250" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="259" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="120" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="120" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="132" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="132" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="132" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="104" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="297" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="132" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="323" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="143" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="143" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="346" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="372"><net_src comp="116" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="386"><net_src comp="155" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="155" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="155" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="116" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="420"><net_src comp="155" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="439"><net_src comp="162" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="180" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="451"><net_src comp="206" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="456"><net_src comp="230" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="464"><net_src comp="240" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="469"><net_src comp="279" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="477"><net_src comp="291" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="485"><net_src comp="307" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="490"><net_src comp="313" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="495"><net_src comp="340" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="503"><net_src comp="393" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="508"><net_src comp="67" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="513"><net_src comp="80" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="518"><net_src comp="74" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="523"><net_src comp="87" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="528"><net_src comp="431" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="533"><net_src comp="435" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: conv1_1 : input_r | {6 7 }
	Port: conv1_1 : kernel | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln64 : 1
		nb_filtre : 1
		br_ln64 : 2
		zext_ln71 : 1
		tmp : 1
		zext_ln71_1 : 2
		zext_ln71_2 : 2
		add_ln71_2 : 3
		tmp_1 : 1
		zext_ln75 : 2
		sub_ln75 : 3
		sext_ln75 : 4
	State 3
		icmp_ln65 : 1
		i : 1
		br_ln65 : 2
		zext_ln75_1 : 1
		add_ln75 : 2
		trunc_ln75 : 3
		p_shl3_cast : 4
		tmp_2 : 3
		sext_ln75_1 : 4
		sub_ln75_1 : 5
	State 4
		icmp_ln66 : 1
		j : 1
		br_ln66 : 2
	State 5
		zext_ln68 : 1
		icmp_ln68 : 1
		k : 1
		br_ln68 : 2
		add_ln71 : 2
		zext_ln71_4 : 1
		add_ln71_3 : 2
		zext_ln71_5 : 3
		p_shl5_cast : 3
		add_ln71_4 : 4
		trunc_ln68 : 1
		icmp_ln13 : 1
		return_value : 2
		zext_ln13 : 3
		add_ln75_1 : 1
		zext_ln75_3 : 2
		output_addr : 3
		store_ln75 : 4
	State 6
		zext_ln69 : 1
		icmp_ln69 : 1
		l : 1
		br_ln69 : 2
		add_ln71_1 : 2
		tmp_6 : 3
		zext_ln71_3 : 4
		input_addr : 5
		input_load : 6
		zext_ln71_6 : 1
		add_ln71_5 : 2
		zext_ln71_7 : 3
		kernel_addr : 4
		kernel_load : 5
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   nb_filtre_fu_180  |    0    |    0    |    4    |
|          |  add_ln71_2_fu_206  |    0    |    0    |    7    |
|          |       i_fu_240      |    0    |    0    |    7    |
|          |   add_ln75_fu_250   |    0    |    0    |    9    |
|          |       j_fu_291      |    0    |    0    |    7    |
|          |       k_fu_307      |    0    |    0    |    4    |
|    add   |   add_ln71_fu_313   |    0    |    0    |    7    |
|          |  add_ln71_3_fu_323  |    0    |    0    |    6    |
|          |  add_ln71_4_fu_340  |    0    |    0    |    8    |
|          |  add_ln75_1_fu_373  |    0    |    0    |    13   |
|          |       l_fu_393      |    0    |    0    |    4    |
|          |  add_ln71_1_fu_399  |    0    |    0    |    7    |
|          |  add_ln71_5_fu_421  |    0    |    0    |    8    |
|          |      res_fu_435     |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|  select  | return_value_fu_356 |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln71_fu_431   |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln64_fu_174  |    0    |    0    |    2    |
|          |   icmp_ln65_fu_234  |    0    |    0    |    2    |
|   icmp   |   icmp_ln66_fu_285  |    0    |    0    |    2    |
|          |   icmp_ln68_fu_301  |    0    |    0    |    2    |
|          |   icmp_ln13_fu_350  |    0    |    0    |    12   |
|          |   icmp_ln69_fu_387  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln75_fu_224   |    0    |    0    |    8    |
|          |  sub_ln75_1_fu_279  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln71_fu_186  |    0    |    0    |    0    |
|          |  zext_ln71_1_fu_198 |    0    |    0    |    0    |
|          |  zext_ln71_2_fu_202 |    0    |    0    |    0    |
|          |   zext_ln75_fu_220  |    0    |    0    |    0    |
|          |  zext_ln75_1_fu_246 |    0    |    0    |    0    |
|          |   zext_ln68_fu_297  |    0    |    0    |    0    |
|          |  zext_ln71_4_fu_319 |    0    |    0    |    0    |
|   zext   |  zext_ln71_5_fu_328 |    0    |    0    |    0    |
|          |   zext_ln13_fu_364  |    0    |    0    |    0    |
|          |  zext_ln75_2_fu_369 |    0    |    0    |    0    |
|          |  zext_ln75_3_fu_378 |    0    |    0    |    0    |
|          |   zext_ln69_fu_383  |    0    |    0    |    0    |
|          |  zext_ln71_3_fu_412 |    0    |    0    |    0    |
|          |  zext_ln71_6_fu_417 |    0    |    0    |    0    |
|          |  zext_ln71_7_fu_426 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_190     |    0    |    0    |    0    |
|          |     tmp_1_fu_212    |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_259 |    0    |    0    |    0    |
|          |     tmp_2_fu_267    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_332 |    0    |    0    |    0    |
|          |     tmp_6_fu_405    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln75_fu_230  |    0    |    0    |    0    |
|          |  sext_ln75_1_fu_275 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln75_fu_255  |    0    |    0    |    0    |
|          |  trunc_ln68_fu_346  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |    0    |   218   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln71_2_reg_448|    6   |
| add_ln71_4_reg_492|    8   |
|  add_ln71_reg_487 |    5   |
|    i_0_reg_104    |    5   |
|     i_reg_461     |    5   |
| input_addr_reg_505|   10   |
| input_load_reg_515|   32   |
|    j_0_reg_116    |    5   |
|     j_reg_474     |    5   |
|    k_0_reg_128    |    3   |
|     k_reg_482     |    3   |
|kernel_addr_reg_510|    7   |
|kernel_load_reg_520|   32   |
|    l_0_reg_151    |    3   |
|     l_reg_500     |    3   |
|  mul_ln71_reg_525 |   32   |
| nb_filtre_0_reg_93|    3   |
| nb_filtre_reg_443 |    3   |
|   res_4_reg_162   |   32   |
|    res_reg_530    |   32   |
| sext_ln75_reg_453 |   10   |
| sub_ln75_1_reg_466|   13   |
|  x_assign_reg_139 |   32   |
+-------------------+--------+
|       Total       |   289  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  10  |   20   ||    3    |
| grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    3    |
|    i_0_reg_104   |  p0  |   2  |   5  |   10   ||    3    |
|    j_0_reg_116   |  p0  |   2  |   5  |   10   ||    3    |
| x_assign_reg_139 |  p0  |   2  |  32  |   64   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   118  ||   2.33  ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   289  |   233  |
+-----------+--------+--------+--------+--------+
