

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sun Nov  5 12:22:44 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AXI_Master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_33_1     |        ?|        ?|         1|          1|          1|     inf|       yes|
        |- VITIS_LOOP_40_2     |  1440080|  1440080|    360020|          -|          -|       4|        no|
        | + VITIS_LOOP_40_2.1  |   120001|   120001|         3|          1|          1|  120000|       yes|
        | + VITIS_LOOP_46_3    |   120000|   120000|         2|          1|          1|  120000|       yes|
        | + VITIS_LOOP_40_2.3  |   120001|   120001|         3|          1|          1|  120000|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    288|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     663|    814|    -|
|Memory           |      215|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    297|    -|
|Register         |        -|    -|     407|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      217|    0|    1070|   1399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       50|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  151|  234|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  512|  580|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  663|  814|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory | Module| BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |buff_U  |buff   |      215|  0|   0|    0|  120000|   32|     1|      3840000|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+
    |Total   |       |      215|  0|   0|    0|  120000|   32|     1|      3840000|
    +--------+-------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_246_p2               |         +|   0|  0|  28|          21|          19|
    |add_ln40_fu_240_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln44_fu_262_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln46_fu_304_p2                 |         +|   0|  0|  24|          17|           1|
    |add_ln49_fu_321_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_20_fu_287_p2                 |         +|   0|  0|  24|          17|           1|
    |empty_24_fu_327_p2                 |         +|   0|  0|  24|          17|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io                |       and|   0|  0|   2|           1|           1|
    |exitcond2_fu_293_p2                |      icmp|   0|  0|  13|          17|          15|
    |exitcond86_fu_333_p2               |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln40_fu_252_p2                |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln46_fu_310_p2                |      icmp|   0|  0|  13|          17|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 288|         238|         181|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2               |    9|          2|    1|          2|
    |ap_phi_mux_loop_index6_phi_fu_210_p4  |    9|          2|   17|         34|
    |buff_address0                         |   14|          3|   17|         51|
    |buff_address1                         |   14|          3|   17|         51|
    |buff_d0                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                         |    9|          2|    1|          2|
    |gmem_blk_n_AW                         |    9|          2|    1|          2|
    |gmem_blk_n_B                          |    9|          2|    1|          2|
    |gmem_blk_n_R                          |    9|          2|    1|          2|
    |gmem_blk_n_W                          |    9|          2|    1|          2|
    |i_reg_218                             |    9|          2|   17|         34|
    |loop_index6_reg_206                   |    9|          2|   17|         34|
    |loop_index_reg_229                    |    9|          2|   17|         34|
    |phi_mul_reg_195                       |    9|          2|   21|         42|
    |seg_reg_184                           |    9|          2|    3|          6|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  297|         63|  169|        424|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |a_read_reg_352                     |  64|   0|   64|          0|
    |add_ln40_1_reg_362                 |  21|   0|   21|          0|
    |add_ln40_reg_357                   |   3|   0|    3|          0|
    |ap_CS_fsm                          |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |buff_addr_1_reg_400                |  17|   0|   17|          0|
    |buff_load_1_reg_420                |  32|   0|   32|          0|
    |empty_20_reg_377                   |  17|   0|   17|          0|
    |exitcond2_reg_382                  |   1|   0|    1|          0|
    |exitcond2_reg_382_pp0_iter1_reg    |   1|   0|    1|          0|
    |exitcond86_reg_411                 |   1|   0|    1|          0|
    |exitcond86_reg_411_pp2_iter1_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_386             |  32|   0|   32|          0|
    |gmem_addr_reg_370                  |  64|   0|   64|          0|
    |i_reg_218                          |  17|   0|   17|          0|
    |icmp_ln46_reg_396                  |   1|   0|    1|          0|
    |loop_index6_reg_206                |  17|   0|   17|          0|
    |loop_index6_reg_206_pp0_iter1_reg  |  17|   0|   17|          0|
    |loop_index_reg_229                 |  17|   0|   17|          0|
    |phi_mul_reg_195                    |  21|   0|   21|          0|
    |seg_reg_184                        |   3|   0|    3|          0|
    |value_read_reg_347                 |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 407|   0|  407|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-3 : II = 1, D = 1, States = { 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 25 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 20 18 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 120000, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%done_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %done"   --->   Operation 38 'read' 'done_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%value_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %value_r"   --->   Operation 39 'read' 'value_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 40 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%buff = alloca i64 1" [example.cpp:38]   --->   Operation 41 'alloca' 'buff' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %done_read, void %.split3.preheader, void %.split.preheader" [example.cpp:33]   --->   Operation 42 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%br_ln40 = br void %.split3" [example.cpp:40]   --->   Operation 43 'br' 'br_ln40' <Predicate = (!done_read)> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split"   --->   Operation 44 'br' 'br_ln0' <Predicate = (done_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%seg = phi i3 %add_ln40, void %memcpy-split, i3 0, void %.split3.preheader" [example.cpp:40]   --->   Operation 45 'phi' 'seg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %add_ln40_1, void %memcpy-split, i21 0, void %.split3.preheader" [example.cpp:40]   --->   Operation 46 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.74ns)   --->   "%add_ln40 = add i3 %seg, i3 1" [example.cpp:40]   --->   Operation 47 'add' 'add_ln40' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.07ns)   --->   "%add_ln40_1 = add i21 %phi_mul, i21 480000" [example.cpp:40]   --->   Operation 48 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.69ns)   --->   "%icmp_ln40 = icmp_eq  i3 %seg, i3 4" [example.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split7, void" [example.cpp:40]   --->   Operation 51 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i21 %phi_mul" [example.cpp:44]   --->   Operation 52 'zext' 'zext_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.47ns)   --->   "%add_ln44 = add i64 %zext_ln44, i64 %a_read" [example.cpp:44]   --->   Operation 53 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [example.cpp:44]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln" [example.cpp:44]   --->   Operation 55 'sext' 'sext_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44" [example.cpp:44]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [example.cpp:56]   --->   Operation 57 'ret' 'ret_ln56' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [7/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 58 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [6/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 59 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 60 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [4/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 61 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [3/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 62 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [2/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 63 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [example.cpp:37]   --->   Operation 64 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/7] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:44]   --->   Operation 65 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 66 [1/1] (0.48ns)   --->   "%br_ln44 = br void %load-store-loop5" [example.cpp:44]   --->   Operation 66 'br' 'br_ln44' <Predicate = true> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.02>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%loop_index6 = phi i17 0, void %.split7, i17 %empty_20, void %load-store-loop5.split"   --->   Operation 67 'phi' 'loop_index6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.02ns)   --->   "%empty_20 = add i17 %loop_index6, i17 1"   --->   Operation 68 'add' 'empty_20' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.88ns)   --->   "%exitcond2 = icmp_eq  i17 %loop_index6, i17 120000"   --->   Operation 70 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 71 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop5.split, void %memcpy-split4.preheader"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 73 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [example.cpp:44]   --->   Operation 73 'read' 'gmem_addr_read' <Predicate = (!exitcond2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%loop_index6_cast = zext i17 %loop_index6"   --->   Operation 74 'zext' 'loop_index6_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %loop_index6_cast"   --->   Operation 75 'getelementptr' 'buff_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln44 = store i32 %gmem_addr_read, i17 %buff_addr" [example.cpp:44]   --->   Operation 76 'store' 'store_ln44' <Predicate = (!exitcond2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.48>
ST_13 : Operation 78 [1/1] (0.48ns)   --->   "%br_ln46 = br void %memcpy-split4" [example.cpp:46]   --->   Operation 78 'br' 'br_ln46' <Predicate = true> <Delay = 0.48>

State 14 <SV = 11> <Delay = 1.35>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%i = phi i17 %add_ln46, void %.split4, i17 0, void %memcpy-split4.preheader" [example.cpp:46]   --->   Operation 79 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (1.02ns)   --->   "%add_ln46 = add i17 %i, i17 1" [example.cpp:46]   --->   Operation 80 'add' 'add_ln46' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (0.88ns)   --->   "%icmp_ln46 = icmp_eq  i17 %i, i17 120000" [example.cpp:46]   --->   Operation 81 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 82 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split4, void" [example.cpp:46]   --->   Operation 83 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i17 %i" [example.cpp:46]   --->   Operation 84 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln46" [example.cpp:49]   --->   Operation 85 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_14 : Operation 86 [2/2] (1.35ns)   --->   "%buff_load = load i17 %buff_addr_1" [example.cpp:49]   --->   Operation 86 'load' 'buff_load' <Predicate = (!icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 15 <SV = 12> <Delay = 3.90>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [example.cpp:37]   --->   Operation 87 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [example.cpp:37]   --->   Operation 88 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 89 [1/2] (1.35ns)   --->   "%buff_load = load i17 %buff_addr_1" [example.cpp:49]   --->   Operation 89 'load' 'buff_load' <Predicate = (!icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_15 : Operation 90 [1/1] (1.20ns)   --->   "%add_ln49 = add i32 %buff_load, i32 %value_read" [example.cpp:49]   --->   Operation 90 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %add_ln49, i17 %buff_addr_1" [example.cpp:49]   --->   Operation 91 'store' 'store_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split4"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 93 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 120000" [example.cpp:52]   --->   Operation 93 'writereq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 94 [1/1] (0.48ns)   --->   "%br_ln52 = br void %load-store-loop" [example.cpp:52]   --->   Operation 94 'br' 'br_ln52' <Predicate = true> <Delay = 0.48>

State 17 <SV = 13> <Delay = 1.35>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%loop_index = phi i17 0, void, i17 %empty_24, void %load-store-loop.split"   --->   Operation 95 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (1.02ns)   --->   "%empty_24 = add i17 %loop_index, i17 1"   --->   Operation 96 'add' 'empty_24' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.88ns)   --->   "%exitcond86 = icmp_eq  i17 %loop_index, i17 120000"   --->   Operation 98 'icmp' 'exitcond86' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120000, i64 120000, i64 120000"   --->   Operation 99 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond86, void %load-store-loop.split, void %memcpy-split"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i17 %loop_index"   --->   Operation 101 'zext' 'loop_index_cast' <Predicate = (!exitcond86)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %loop_index_cast"   --->   Operation 102 'getelementptr' 'buff_addr_2' <Predicate = (!exitcond86)> <Delay = 0.00>
ST_17 : Operation 103 [2/2] (1.35ns)   --->   "%buff_load_1 = load i17 %buff_addr_2"   --->   Operation 103 'load' 'buff_load_1' <Predicate = (!exitcond86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 18 <SV = 14> <Delay = 1.35>
ST_18 : Operation 104 [1/2] (1.35ns)   --->   "%buff_load_1 = load i17 %buff_addr_2"   --->   Operation 104 'load' 'buff_load_1' <Predicate = (!exitcond86)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120000> <RAM>

State 19 <SV = 15> <Delay = 7.30>
ST_19 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %buff_load_1, i4 15" [example.cpp:44]   --->   Operation 105 'write' 'write_ln44' <Predicate = (!exitcond86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond86)> <Delay = 0.00>

State 20 <SV = 14> <Delay = 7.30>
ST_20 : Operation 107 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [example.cpp:40]   --->   Operation 107 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 7.30>
ST_21 : Operation 108 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [example.cpp:40]   --->   Operation 108 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 7.30>
ST_22 : Operation 109 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [example.cpp:40]   --->   Operation 109 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 7.30>
ST_23 : Operation 110 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [example.cpp:40]   --->   Operation 110 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 7.30>
ST_24 : Operation 111 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr" [example.cpp:40]   --->   Operation 111 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split3"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 1> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [example.cpp:33]   --->   Operation 114 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.split" [example.cpp:33]   --->   Operation 115 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ value_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ done]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000]
done_read         (read             ) [ 01000000000000000000000000]
value_read        (read             ) [ 00111111111111111111111110]
a_read            (read             ) [ 00111111111111111111111110]
buff              (alloca           ) [ 00111111111111111111111110]
br_ln33           (br               ) [ 00000000000000000000000000]
br_ln40           (br               ) [ 01111111111111111111111110]
br_ln0            (br               ) [ 00000000000000000000000000]
seg               (phi              ) [ 00100000000000000000000000]
phi_mul           (phi              ) [ 00100000000000000000000000]
add_ln40          (add              ) [ 01111111111111111111111110]
add_ln40_1        (add              ) [ 01111111111111111111111110]
icmp_ln40         (icmp             ) [ 00111111111111111111111110]
empty             (speclooptripcount) [ 00000000000000000000000000]
br_ln40           (br               ) [ 00000000000000000000000000]
zext_ln44         (zext             ) [ 00000000000000000000000000]
add_ln44          (add              ) [ 00000000000000000000000000]
trunc_ln          (partselect       ) [ 00000000000000000000000000]
sext_ln44         (sext             ) [ 00000000000000000000000000]
gmem_addr         (getelementptr    ) [ 00011111111111111111111110]
ret_ln56          (ret              ) [ 00000000000000000000000000]
specloopname_ln37 (specloopname     ) [ 00000000000000000000000000]
empty_19          (readreq          ) [ 00000000000000000000000000]
br_ln44           (br               ) [ 00111111111111111111111110]
loop_index6       (phi              ) [ 00000000001110000000000000]
empty_20          (add              ) [ 00111111111111111111111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000]
exitcond2         (icmp             ) [ 00111111111111111111111110]
empty_21          (speclooptripcount) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000]
gmem_addr_read    (read             ) [ 00000000001010000000000000]
loop_index6_cast  (zext             ) [ 00000000000000000000000000]
buff_addr         (getelementptr    ) [ 00000000000000000000000000]
store_ln44        (store            ) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00111111111111111111111110]
br_ln46           (br               ) [ 00111111111111111111111110]
i                 (phi              ) [ 00000000000000100000000000]
add_ln46          (add              ) [ 00111111111111111111111110]
icmp_ln46         (icmp             ) [ 00111111111111111111111110]
empty_22          (speclooptripcount) [ 00000000000000000000000000]
br_ln46           (br               ) [ 00000000000000000000000000]
zext_ln46         (zext             ) [ 00000000000000000000000000]
buff_addr_1       (getelementptr    ) [ 00000000000000110000000000]
specpipeline_ln37 (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln37 (specloopname     ) [ 00000000000000000000000000]
buff_load         (load             ) [ 00000000000000000000000000]
add_ln49          (add              ) [ 00000000000000000000000000]
store_ln49        (store            ) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00111111111111111111111110]
empty_23          (writereq         ) [ 00000000000000000000000000]
br_ln52           (br               ) [ 00111111111111111111111110]
loop_index        (phi              ) [ 00000000000000000100000000]
empty_24          (add              ) [ 00111111111111111111111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000]
exitcond86        (icmp             ) [ 00111111111111111111111110]
empty_25          (speclooptripcount) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000]
loop_index_cast   (zext             ) [ 00000000000000000000000000]
buff_addr_2       (getelementptr    ) [ 00000000000000000110000000]
buff_load_1       (load             ) [ 00000000000000000101000000]
write_ln44        (write            ) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00111111111111111111111110]
empty_26          (writeresp        ) [ 00000000000000000000000000]
br_ln0            (br               ) [ 01111111111111111111111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln33 (specloopname     ) [ 00000000000000000000000000]
br_ln33           (br               ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="value_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="done">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="buff_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="done_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="value_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="a_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_writeresp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="18" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_19/3 empty_23/16 empty_26/20 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="9"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln44_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="14"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="1" slack="0"/>
<pin id="150" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/19 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buff_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="17" slack="0"/>
<pin id="158" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/12 buff_load/14 store_ln49/15 buff_load_1/17 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buff_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="17" slack="0"/>
<pin id="170" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buff_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="17" slack="0"/>
<pin id="181" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/17 "/>
</bind>
</comp>

<comp id="184" class="1005" name="seg_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="seg (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="seg_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seg/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="phi_mul_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="21" slack="1"/>
<pin id="197" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="phi_mul_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="21" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="loop_index6_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="17" slack="1"/>
<pin id="208" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="loop_index6 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="loop_index6_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="17" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index6/10 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="1"/>
<pin id="220" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="17" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="229" class="1005" name="loop_index_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="loop_index_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="17" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/17 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln40_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln40_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="21" slack="0"/>
<pin id="248" dir="0" index="1" bw="20" slack="0"/>
<pin id="249" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln40_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln44_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="21" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln44_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="21" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="1"/>
<pin id="265" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="62" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln44_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="62" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="gmem_addr_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_20_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="exitcond2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="0"/>
<pin id="295" dir="0" index="1" bw="17" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="loop_index6_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="2"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index6_cast/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln46_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln46_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="0" index="1" bw="17" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln46_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln49_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="12"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/15 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_24_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="17" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond86_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="17" slack="0"/>
<pin id="335" dir="0" index="1" bw="17" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond86/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="loop_index_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="17" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/17 "/>
</bind>
</comp>

<comp id="347" class="1005" name="value_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="12"/>
<pin id="349" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="value_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="a_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln40_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln40_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="21" slack="0"/>
<pin id="364" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="gmem_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="empty_20_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="0"/>
<pin id="379" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="382" class="1005" name="exitcond2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="gmem_addr_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="add_ln46_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="17" slack="0"/>
<pin id="393" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln46_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="400" class="1005" name="buff_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="1"/>
<pin id="402" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="empty_24_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="17" slack="0"/>
<pin id="408" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="411" class="1005" name="exitcond86_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond86 "/>
</bind>
</comp>

<comp id="415" class="1005" name="buff_addr_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="1"/>
<pin id="417" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="buff_load_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="94" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="100" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="102" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="104" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="153"><net_src comp="106" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="182"><net_src comp="96" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="188" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="199" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="188" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="199" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="210" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="210" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="206" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="308"><net_src comp="222" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="222" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="90" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="222" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="325"><net_src comp="160" pin="7"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="321" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="331"><net_src comp="233" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="233" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="233" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="350"><net_src comp="120" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="355"><net_src comp="126" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="360"><net_src comp="240" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="365"><net_src comp="246" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="373"><net_src comp="281" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="380"><net_src comp="287" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="385"><net_src comp="293" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="139" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="394"><net_src comp="304" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="399"><net_src comp="310" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="166" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="409"><net_src comp="327" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="414"><net_src comp="333" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="177" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="423"><net_src comp="160" pin="7"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 19 20 21 22 23 24 }
 - Input state : 
	Port: example : gmem | {3 4 5 6 7 8 9 11 }
	Port: example : a | {1 }
	Port: example : value_r | {1 }
	Port: example : done | {1 }
  - Chain level:
	State 1
	State 2
		add_ln40 : 1
		add_ln40_1 : 1
		icmp_ln40 : 1
		br_ln40 : 2
		zext_ln44 : 1
		add_ln44 : 2
		trunc_ln : 3
		sext_ln44 : 4
		gmem_addr : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_20 : 1
		exitcond2 : 1
		br_ln0 : 2
	State 11
	State 12
		buff_addr : 1
		store_ln44 : 2
	State 13
	State 14
		add_ln46 : 1
		icmp_ln46 : 1
		br_ln46 : 2
		zext_ln46 : 1
		buff_addr_1 : 2
		buff_load : 3
	State 15
		add_ln49 : 1
		store_ln49 : 2
	State 16
	State 17
		empty_24 : 1
		exitcond86 : 1
		br_ln0 : 2
		loop_index_cast : 1
		buff_addr_2 : 2
		buff_load_1 : 3
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln40_fu_240      |    0    |    10   |
|          |      add_ln40_1_fu_246     |    0    |    28   |
|          |       add_ln44_fu_262      |    0    |    71   |
|    add   |       empty_20_fu_287      |    0    |    24   |
|          |       add_ln46_fu_304      |    0    |    24   |
|          |       add_ln49_fu_321      |    0    |    39   |
|          |       empty_24_fu_327      |    0    |    24   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln40_fu_252      |    0    |    8    |
|   icmp   |      exitcond2_fu_293      |    0    |    13   |
|          |      icmp_ln46_fu_310      |    0    |    13   |
|          |      exitcond86_fu_333     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |    done_read_read_fu_114   |    0    |    0    |
|   read   |   value_read_read_fu_120   |    0    |    0    |
|          |     a_read_read_fu_126     |    0    |    0    |
|          | gmem_addr_read_read_fu_139 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_132    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln44_write_fu_145  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln44_fu_258      |    0    |    0    |
|   zext   |   loop_index6_cast_fu_299  |    0    |    0    |
|          |      zext_ln46_fu_316      |    0    |    0    |
|          |   loop_index_cast_fu_339   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_267      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln44_fu_277      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   267   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|   215  |    0   |    0   |
+----+--------+--------+--------+
|Total|   215  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_read_reg_352    |   64   |
|  add_ln40_1_reg_362  |   21   |
|   add_ln40_reg_357   |    3   |
|   add_ln46_reg_391   |   17   |
|  buff_addr_1_reg_400 |   17   |
|  buff_addr_2_reg_415 |   17   |
|  buff_load_1_reg_420 |   32   |
|   empty_20_reg_377   |   17   |
|   empty_24_reg_406   |   17   |
|   exitcond2_reg_382  |    1   |
|  exitcond86_reg_411  |    1   |
|gmem_addr_read_reg_386|   32   |
|   gmem_addr_reg_370  |   32   |
|       i_reg_218      |   17   |
|   icmp_ln46_reg_396  |    1   |
|  loop_index6_reg_206 |   17   |
|  loop_index_reg_229  |   17   |
|    phi_mul_reg_195   |   21   |
|      seg_reg_184     |    3   |
|  value_read_reg_347  |   32   |
+----------------------+--------+
|         Total        |   379  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_132 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_160  |  p0  |   2  |  17  |   34   ||    9    |
|   grp_access_fu_160  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_160  |  p2  |   4  |   0  |    0   ||    20   |
|  loop_index6_reg_206 |  p0  |   2  |  17  |   34   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   135  ||  2.619  ||    47   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   267  |
|   Memory  |   215  |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   47   |
|  Register |    -   |    -   |   379  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   215  |    2   |   379  |   314  |
+-----------+--------+--------+--------+--------+
