Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 12:36:25 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.234        0.000                      0                 2104        0.071        0.000                      0                 2104        4.500        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.234        0.000                      0                 2104        0.071        0.000                      0                 2104        4.500        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 vga/screen_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 3.659ns (55.832%)  route 2.895ns (44.168%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.828     5.186    vga/clk_IBUF_BUFG
    RAMB36_X1Y34         RAMB36E1                                     r  vga/screen_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y34         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.058 r  vga/screen_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.123    vga/screen_reg_2_0_n_1
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.548 r  vga/screen_reg_3_0/DOBDO[0]
                         net (fo=4, routed)           2.829    11.378    vga/screen_reg_3_0_n_67
    SLICE_X72Y143        LUT6 (Prop_lut6_I3_O)        0.124    11.502 r  vga/VGA_green[3]_i_2/O
                         net (fo=1, routed)           0.000    11.502    vga/VGA_green[3]_i_2_n_0
    SLICE_X72Y143        MUXF7 (Prop_muxf7_I0_O)      0.238    11.740 r  vga/VGA_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.740    vga/next_pixel[3]
    SLICE_X72Y143        FDRE                                         r  vga/VGA_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.579    14.764    vga/clk_IBUF_BUFG
    SLICE_X72Y143        FDRE                                         r  vga/VGA_green_reg[3]/C
                         clock pessimism              0.181    14.945    
                         clock uncertainty           -0.035    14.910    
    SLICE_X72Y143        FDRE (Setup_fdre_C_D)        0.064    14.974    vga/VGA_green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 vga/screen_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.633ns (56.641%)  route 2.781ns (43.359%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.839     5.197    vga/clk_IBUF_BUFG
    RAMB36_X1Y32         RAMB36E1                                     r  vga/screen_reg_4_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.069 r  vga/screen_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.134    vga/screen_reg_4_0_n_1
    RAMB36_X1Y33         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.559 r  vga/screen_reg_5_0/DOBDO[0]
                         net (fo=4, routed)           2.716    11.275    vga/screen_reg_5_0_n_67
    SLICE_X72Y143        LUT6 (Prop_lut6_I1_O)        0.124    11.399 r  vga/VGA_green[2]_i_2/O
                         net (fo=1, routed)           0.000    11.399    vga/VGA_green[2]_i_2_n_0
    SLICE_X72Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    11.611 r  vga/VGA_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.611    vga/next_pixel[2]
    SLICE_X72Y143        FDRE                                         r  vga/VGA_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.579    14.764    vga/clk_IBUF_BUFG
    SLICE_X72Y143        FDRE                                         r  vga/VGA_green_reg[2]/C
                         clock pessimism              0.181    14.945    
                         clock uncertainty           -0.035    14.910    
    SLICE_X72Y143        FDRE (Setup_fdre_C_D)        0.064    14.974    vga/VGA_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 3.659ns (59.171%)  route 2.525ns (40.829%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.874     5.232    vga/clk_IBUF_BUFG
    RAMB36_X2Y35         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.104 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.169    vga/screen_reg_6_0_n_1
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.594 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=4, routed)           2.459    11.054    vga/screen_reg_7_0_n_67
    SLICE_X72Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.178 r  vga/VGA_blue[3]_i_2/O
                         net (fo=1, routed)           0.000    11.178    vga/VGA_blue[3]_i_2_n_0
    SLICE_X72Y142        MUXF7 (Prop_muxf7_I0_O)      0.238    11.416 r  vga/VGA_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.416    vga/next_pixel[1]
    SLICE_X72Y142        FDRE                                         r  vga/VGA_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.578    14.763    vga/clk_IBUF_BUFG
    SLICE_X72Y142        FDRE                                         r  vga/VGA_blue_reg[3]/C
                         clock pessimism              0.181    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X72Y142        FDRE (Setup_fdre_C_D)        0.064    14.973    vga/VGA_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 cm/s_addr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_4_4/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.456ns (7.753%)  route 5.425ns (92.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.609     4.967    cm/clk_IBUF_BUFG
    SLICE_X68Y133        FDRE                                         r  cm/s_addr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.456     5.423 r  cm/s_addr_reg[15]_rep__0/Q
                         net (fo=32, routed)          5.425    10.849    vga/s_addr_reg[15]_rep__0[15]
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.631    14.816    vga/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/CLKARDCLK
                         clock pessimism              0.173    14.989    
                         clock uncertainty           -0.035    14.954    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.439    vga/screen_reg_4_4
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 vga/pix_read_addr_reg_rep[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_4_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.456ns (7.836%)  route 5.364ns (92.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.610     4.968    vga/clk_IBUF_BUFG
    SLICE_X64Y134        FDRE                                         r  vga/pix_read_addr_reg_rep[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.456     5.424 r  vga/pix_read_addr_reg_rep[8]_rep/Q
                         net (fo=16, routed)          5.364    10.788    vga/pix_read_addr_reg_rep[8]_rep_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.628    14.813    vga/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/CLKBWRCLK
                         clock pessimism              0.173    14.986    
                         clock uncertainty           -0.035    14.951    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.385    vga/screen_reg_4_4
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 vga/pix_read_addr_reg_rep[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_4_4/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.419ns (7.460%)  route 5.198ns (92.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.609     4.967    vga/clk_IBUF_BUFG
    SLICE_X67Y133        FDRE                                         r  vga/pix_read_addr_reg_rep[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.419     5.386 r  vga/pix_read_addr_reg_rep[1]_rep/Q
                         net (fo=16, routed)          5.198    10.584    vga/pix_read_addr_reg_rep[1]_rep_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.628    14.813    vga/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga/screen_reg_4_4/CLKBWRCLK
                         clock pessimism              0.173    14.986    
                         clock uncertainty           -0.035    14.951    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.741    14.210    vga/screen_reg_4_4
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 3.633ns (60.704%)  route 2.352ns (39.296%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.874     5.232    vga/clk_IBUF_BUFG
    RAMB36_X2Y35         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.104 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.169    vga/screen_reg_6_0_n_1
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.594 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=4, routed)           2.286    10.881    vga/screen_reg_7_0_n_67
    SLICE_X72Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.005 r  vga/VGA_blue[2]_i_2/O
                         net (fo=1, routed)           0.000    11.005    vga/VGA_blue[2]_i_2_n_0
    SLICE_X72Y142        MUXF7 (Prop_muxf7_I0_O)      0.212    11.217 r  vga/VGA_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.217    vga/next_pixel[0]
    SLICE_X72Y142        FDRE                                         r  vga/VGA_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.578    14.763    vga/clk_IBUF_BUFG
    SLICE_X72Y142        FDRE                                         r  vga/VGA_blue_reg[2]/C
                         clock pessimism              0.181    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X72Y142        FDRE (Setup_fdre_C_D)        0.064    14.973    vga/VGA_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 vga/screen_reg_14_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 3.638ns (59.129%)  route 2.515ns (40.871%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 14.750 - 10.000 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.674     5.032    vga/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  vga/screen_reg_14_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.904 r  vga/screen_reg_14_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     7.969    vga/screen_reg_14_5_n_1
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.394 r  vga/screen_reg_15_5/DOBDO[0]
                         net (fo=1, routed)           2.449    10.844    vga/screen_reg_15_5_n_67
    SLICE_X72Y127        LUT6 (Prop_lut6_I0_O)        0.124    10.968 r  vga/VGA_red[3]_i_4/O
                         net (fo=1, routed)           0.000    10.968    vga/VGA_red[3]_i_4_n_0
    SLICE_X72Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    11.185 r  vga/VGA_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    11.185    vga/next_pixel[5]
    SLICE_X72Y127        FDRE                                         r  vga/VGA_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.565    14.750    vga/clk_IBUF_BUFG
    SLICE_X72Y127        FDRE                                         r  vga/VGA_red_reg[3]/C
                         clock pessimism              0.173    14.923    
                         clock uncertainty           -0.035    14.888    
    SLICE_X72Y127        FDRE (Setup_fdre_C_D)        0.064    14.952    vga/VGA_red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 cm/s_addr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.580ns (10.049%)  route 5.192ns (89.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.609     4.967    cm/clk_IBUF_BUFG
    SLICE_X68Y133        FDRE                                         r  cm/s_addr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.456     5.423 r  cm/s_addr_reg[15]_rep__0/Q
                         net (fo=32, routed)          4.545     9.968    vga/s_addr_reg[15]_rep__0[15]
    SLICE_X78Y101        LUT3 (Prop_lut3_I0_O)        0.124    10.092 r  vga/screen_reg_1_4_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.647    10.739    vga/screen_reg_1_4_ENARDEN_cooolgate_en_sig_11
    RAMB36_X3Y19         RAMB36E1                                     r  vga/screen_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.647    14.832    vga/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga/screen_reg_1_4/CLKARDCLK
                         clock pessimism              0.173    15.005    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.527    vga/screen_reg_1_4
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 cm/s_addr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_14_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.580ns (10.169%)  route 5.124ns (89.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.609     4.967    cm/clk_IBUF_BUFG
    SLICE_X68Y133        FDRE                                         r  cm/s_addr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.456     5.423 f  cm/s_addr_reg[15]_rep__0/Q
                         net (fo=32, routed)          4.484     9.907    vga/s_addr_reg[15]_rep__0[15]
    SLICE_X72Y106        LUT3 (Prop_lut3_I0_O)        0.124    10.031 r  vga/screen_reg_14_4_ENARDEN_cooolgate_en_gate_69/O
                         net (fo=1, routed)           0.640    10.671    vga/screen_reg_14_4_ENARDEN_cooolgate_en_sig_35
    RAMB36_X2Y20         RAMB36E1                                     r  vga/screen_reg_14_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.621    14.806    vga/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  vga/screen_reg_14_4/CLKARDCLK
                         clock pessimism              0.252    15.059    
                         clock uncertainty           -0.035    15.023    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.580    vga/screen_reg_14_4
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.557     1.390    cm/clk_IBUF_BUFG
    SLICE_X63Y133        FDRE                                         r  cm/s_addr_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  cm/s_addr_reg[14]_rep/Q
                         net (fo=17, routed)          0.170     1.701    vga/s_addr_reg[15]_rep__0[14]
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     1.937    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKARDCLK
                         clock pessimism             -0.490     1.447    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.630    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.582%)  route 0.168ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.391    vga/clk_IBUF_BUFG
    SLICE_X63Y134        FDRE                                         r  vga/pix_read_addr_reg_rep[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  vga/pix_read_addr_reg_rep[6]_rep/Q
                         net (fo=16, routed)          0.168     1.701    vga/pix_read_addr_reg_rep[6]_rep_n_0
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.866     1.935    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKBWRCLK
                         clock pessimism             -0.490     1.445    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.628    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.976%)  route 0.172ns (55.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.389    vga/clk_IBUF_BUFG
    SLICE_X63Y132        FDRE                                         r  vga/pix_read_addr_reg_rep[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  vga/pix_read_addr_reg_rep[5]_rep/Q
                         net (fo=16, routed)          0.172     1.703    vga/pix_read_addr_reg_rep[5]_rep_n_0
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.866     1.935    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKBWRCLK
                         clock pessimism             -0.490     1.445    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.628    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_13_4/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.341%)  route 0.182ns (52.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.391    vga/clk_IBUF_BUFG
    SLICE_X62Y136        FDRE                                         r  vga/pix_read_addr_reg_rep[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164     1.555 r  vga/pix_read_addr_reg_rep[13]_rep/Q
                         net (fo=16, routed)          0.182     1.738    vga/pix_read_addr_reg_rep[13]_rep_n_0
    RAMB36_X1Y27         RAMB36E1                                     r  vga/screen_reg_13_4/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.870     1.939    vga/clk_IBUF_BUFG
    RAMB36_X1Y27         RAMB36E1                                     r  vga/screen_reg_13_4/CLKBWRCLK
                         clock pessimism             -0.490     1.449    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.632    vga/screen_reg_13_4
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_13_4/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.460%)  route 0.235ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.391    vga/clk_IBUF_BUFG
    SLICE_X64Y135        FDRE                                         r  vga/pix_read_addr_reg_rep[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.141     1.532 r  vga/pix_read_addr_reg_rep[11]_rep/Q
                         net (fo=16, routed)          0.235     1.768    vga/pix_read_addr_reg_rep[11]_rep_n_0
    RAMB36_X1Y27         RAMB36E1                                     r  vga/screen_reg_13_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.870     1.939    vga/clk_IBUF_BUFG
    RAMB36_X1Y27         RAMB36E1                                     r  vga/screen_reg_13_4/CLKBWRCLK
                         clock pessimism             -0.469     1.470    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.653    vga/screen_reg_13_4
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_10_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.745%)  route 0.557ns (77.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.391    vga/clk_IBUF_BUFG
    SLICE_X66Y134        FDRE                                         r  vga/pix_read_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.164     1.555 r  vga/pix_read_addr_reg_rep[6]/Q
                         net (fo=16, routed)          0.557     2.112    vga/pix_read_addr[6]
    RAMB36_X1Y30         RAMB36E1                                     r  vga/screen_reg_10_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.963     2.032    vga/clk_IBUF_BUFG
    RAMB36_X1Y30         RAMB36E1                                     r  vga/screen_reg_10_0/CLKBWRCLK
                         clock pessimism             -0.240     1.791    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.974    vga/screen_reg_10_0
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.228%)  route 0.248ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.389    vga/clk_IBUF_BUFG
    SLICE_X63Y132        FDRE                                         r  vga/pix_read_addr_reg_rep[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  vga/pix_read_addr_reg_rep[4]_rep/Q
                         net (fo=16, routed)          0.248     1.779    vga/pix_read_addr_reg_rep[4]_rep_n_0
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.866     1.935    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKBWRCLK
                         clock pessimism             -0.490     1.445    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.628    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.940%)  route 0.247ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.389    vga/clk_IBUF_BUFG
    SLICE_X66Y132        FDRE                                         r  vga/pix_read_addr_reg_rep[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y132        FDRE (Prop_fdre_C_Q)         0.164     1.553 r  vga/pix_read_addr_reg_rep[0]_rep/Q
                         net (fo=16, routed)          0.247     1.800    vga/pix_read_addr_reg_rep[0]_rep_n_0
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.866     1.935    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKBWRCLK
                         clock pessimism             -0.469     1.466    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.649    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_12_4/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.399%)  route 0.269ns (65.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.557     1.390    cm/clk_IBUF_BUFG
    SLICE_X68Y133        FDRE                                         r  cm/s_addr_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.141     1.531 r  cm/s_addr_reg[15]_rep__0/Q
                         net (fo=32, routed)          0.269     1.800    vga/s_addr_reg[15]_rep__0[15]
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     1.937    vga/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  vga/screen_reg_12_4/CLKARDCLK
                         clock pessimism             -0.469     1.468    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.648    vga/screen_reg_12_4
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_10_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.110%)  route 0.312ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.556     1.389    cm/clk_IBUF_BUFG
    SLICE_X68Y132        FDRE                                         r  cm/s_addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDRE (Prop_fdre_C_Q)         0.141     1.530 r  cm/s_addr_reg[4]_rep__0/Q
                         net (fo=16, routed)          0.312     1.843    vga/s_addr_reg[15]_rep[4]
    RAMB36_X2Y26         RAMB36E1                                     r  vga/screen_reg_10_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.896     1.965    vga/clk_IBUF_BUFG
    RAMB36_X2Y26         RAMB36E1                                     r  vga/screen_reg_10_5/CLKARDCLK
                         clock pessimism             -0.469     1.496    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.679    vga/screen_reg_10_5
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18   vga/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18   vga/screen_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y22   vga/screen_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y30   vga/screen_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y26   vga/screen_reg_10_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y26   vga/screen_reg_10_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y31   vga/screen_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y27   vga/screen_reg_11_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y27   vga/screen_reg_11_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y28   vga/screen_reg_12_0/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y145  vga/TOP_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y143  vga/VGA_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y143  vga/VGA_green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y127  vga/VGA_red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y146  vga/VGA_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y143  vga/h_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y143  vga/h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y143  vga/h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y143  vga/h_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y147  vga/v_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131  cm/compteur_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131  cm/compteur_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y131  cm/compteur_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y128  vga/VGA_red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y137  vga/pix_read_addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y137  vga/pix_read_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y137  vga/pix_read_addr_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y137  vga/pix_read_addr_reg_rep[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y137  vga/pix_read_addr_reg_rep[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X72Y136  vga/screen_reg_mux_sel__34/C



