library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity lab4 is port(
	S : inout std_logic_vector (1 downto 0);
);
end lab4;

architecture lab4_arc of lab4 is 
begin
	peocess (s) begin	
		s <= 
	end process;
end lab4_arc;