library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity display is
	port 
	(	
		clk: in std_logic;
		rst : in std_logic;
		cnt_hex : in integer;
		-- Led 7 seg
		led_hex : out std_logic_vector(6 downto 0)
	);
end display;
