
TrafficLight_Controller_System_Scheduler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800300c  0800300c  0001300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003030  08003030  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003030  08003030  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003030  08003030  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003030  08003030  00013030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000040c  2000005c  08003094  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  08003094  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b336  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f3e  00000000  00000000  0002b3bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b10  00000000  00000000  0002d300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f0  00000000  00000000  0002de10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d6f  00000000  00000000  0002e800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9a1  00000000  00000000  0004656f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086d6b  00000000  00000000  00052f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d9c7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b34  00000000  00000000  000d9cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ff4 	.word	0x08002ff4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002ff4 	.word	0x08002ff4

0800014c <update_7seg_display>:
 * Logic hoạt động:
 * - Kiểm tra mode hiện tại
 * - Hiển thị thông tin tương ứng với từng mode
 */
void update_7seg_display(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    // ============ CHẾ ĐỘ HOẠT ĐỘNG BÌNH THƯỜNG ============
    if (current_mode == MODE_1_NORMAL)
 8000150:	4b11      	ldr	r3, [pc, #68]	; (8000198 <update_7seg_display+0x4c>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d10d      	bne.n	8000174 <update_7seg_display+0x28>
    {
        // Hiển thị thời gian đếm ngược của đèn giao thông

        display_7seg_left(counter_road1);  // Bên trái: thời gian đường 1
 8000158:	4b10      	ldr	r3, [pc, #64]	; (800019c <update_7seg_display+0x50>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4618      	mov	r0, r3
 800015e:	f000 f823 	bl	80001a8 <display_7seg_left>
        display_7seg_right(counter_road2); // Bên phải: thời gian đường 2
 8000162:	4b0f      	ldr	r3, [pc, #60]	; (80001a0 <update_7seg_display+0x54>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4618      	mov	r0, r3
 8000168:	f000 f89c 	bl	80002a4 <display_7seg_right>
        display_7seg_mode(1);              // Hiển thị số mode = 1
 800016c:	2001      	movs	r0, #1
 800016e:	f000 f915 	bl	800039c <display_7seg_mode>

        display_7seg_left(temp_duration);  // Bên trái: giá trị tạm thời
        display_7seg_right(temp_duration); // Bên phải: giá trị tạm thời (giống bên trái)
        display_7seg_mode(current_mode);   // Hiển thị số mode hiện tại (2, 3, hoặc 4)
    }
}
 8000172:	e00e      	b.n	8000192 <update_7seg_display+0x46>
        display_7seg_left(temp_duration);  // Bên trái: giá trị tạm thời
 8000174:	4b0b      	ldr	r3, [pc, #44]	; (80001a4 <update_7seg_display+0x58>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4618      	mov	r0, r3
 800017a:	f000 f815 	bl	80001a8 <display_7seg_left>
        display_7seg_right(temp_duration); // Bên phải: giá trị tạm thời (giống bên trái)
 800017e:	4b09      	ldr	r3, [pc, #36]	; (80001a4 <update_7seg_display+0x58>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	4618      	mov	r0, r3
 8000184:	f000 f88e 	bl	80002a4 <display_7seg_right>
        display_7seg_mode(current_mode);   // Hiển thị số mode hiện tại (2, 3, hoặc 4)
 8000188:	4b03      	ldr	r3, [pc, #12]	; (8000198 <update_7seg_display+0x4c>)
 800018a:	781b      	ldrb	r3, [r3, #0]
 800018c:	4618      	mov	r0, r3
 800018e:	f000 f905 	bl	800039c <display_7seg_mode>
}
 8000192:	bf00      	nop
 8000194:	bd80      	pop	{r7, pc}
 8000196:	bf00      	nop
 8000198:	2000004c 	.word	0x2000004c
 800019c:	20000098 	.word	0x20000098
 80001a0:	2000009c 	.word	0x2000009c
 80001a4:	20000094 	.word	0x20000094

080001a8 <display_7seg_left>:
 * - Tách số thành hàng chục và hàng đơn vị
 * - Mỗi chữ số được mã hóa thành 4 bit BCD
 * - Xuất 4 bit ra 4 chân GPIO tương ứng
 */
void display_7seg_left(int num)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b084      	sub	sp, #16
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	6078      	str	r0, [r7, #4]
    // Tách số thành 2 chữ số
    int tens = num / 10;  // Lấy chữ số hàng chục (vd: 45 -> 4)
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	4a39      	ldr	r2, [pc, #228]	; (8000298 <display_7seg_left+0xf0>)
 80001b4:	fb82 1203 	smull	r1, r2, r2, r3
 80001b8:	1092      	asrs	r2, r2, #2
 80001ba:	17db      	asrs	r3, r3, #31
 80001bc:	1ad3      	subs	r3, r2, r3
 80001be:	60fb      	str	r3, [r7, #12]
    int units = num % 10; // Lấy chữ số hàng đơn vị (vd: 45 -> 5)
 80001c0:	687a      	ldr	r2, [r7, #4]
 80001c2:	4b35      	ldr	r3, [pc, #212]	; (8000298 <display_7seg_left+0xf0>)
 80001c4:	fb83 1302 	smull	r1, r3, r3, r2
 80001c8:	1099      	asrs	r1, r3, #2
 80001ca:	17d3      	asrs	r3, r2, #31
 80001cc:	1ac9      	subs	r1, r1, r3
 80001ce:	460b      	mov	r3, r1
 80001d0:	009b      	lsls	r3, r3, #2
 80001d2:	440b      	add	r3, r1
 80001d4:	005b      	lsls	r3, r3, #1
 80001d6:	1ad3      	subs	r3, r2, r3
 80001d8:	60bb      	str	r3, [r7, #8]

    // ============ SEG0 - LED 7 đoạn hiển thị HÀNG CHỤC ============
    // Sử dụng 4 chân PA12-PA15 của GPIOA

    // Bit 0 (LSB - Least Significant Bit): PA12
    HAL_GPIO_WritePin(GPIOA, inputseg0_0_Pin, (tens & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80001da:	68fb      	ldr	r3, [r7, #12]
 80001dc:	b2db      	uxtb	r3, r3
 80001de:	f003 0301 	and.w	r3, r3, #1
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	461a      	mov	r2, r3
 80001e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001ea:	482c      	ldr	r0, [pc, #176]	; (800029c <display_7seg_left+0xf4>)
 80001ec:	f001 ff05 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 1: PA13
    HAL_GPIO_WritePin(GPIOA, inputseg0_1_Pin, (tens & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	105b      	asrs	r3, r3, #1
 80001f4:	b2db      	uxtb	r3, r3
 80001f6:	f003 0301 	and.w	r3, r3, #1
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	461a      	mov	r2, r3
 80001fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000202:	4826      	ldr	r0, [pc, #152]	; (800029c <display_7seg_left+0xf4>)
 8000204:	f001 fef9 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 2: PA14
    HAL_GPIO_WritePin(GPIOA, inputseg0_2_Pin, (tens & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	109b      	asrs	r3, r3, #2
 800020c:	b2db      	uxtb	r3, r3
 800020e:	f003 0301 	and.w	r3, r3, #1
 8000212:	b2db      	uxtb	r3, r3
 8000214:	461a      	mov	r2, r3
 8000216:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800021a:	4820      	ldr	r0, [pc, #128]	; (800029c <display_7seg_left+0xf4>)
 800021c:	f001 feed 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 3 (MSB - Most Significant Bit): PA15
    HAL_GPIO_WritePin(GPIOA, inputseg0_3_Pin, (tens & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	10db      	asrs	r3, r3, #3
 8000224:	b2db      	uxtb	r3, r3
 8000226:	f003 0301 	and.w	r3, r3, #1
 800022a:	b2db      	uxtb	r3, r3
 800022c:	461a      	mov	r2, r3
 800022e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000232:	481a      	ldr	r0, [pc, #104]	; (800029c <display_7seg_left+0xf4>)
 8000234:	f001 fee1 	bl	8001ffa <HAL_GPIO_WritePin>

    // ============ SEG1 - LED 7 đoạn hiển thị HÀNG ĐƠN VỊ ============
    // Sử dụng 4 chân PB0-PB3 của GPIOB

    // Bit 0: PB0
    HAL_GPIO_WritePin(GPIOB, inputseg1_0_Pin, (units & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	b2db      	uxtb	r3, r3
 800023c:	f003 0301 	and.w	r3, r3, #1
 8000240:	b2db      	uxtb	r3, r3
 8000242:	461a      	mov	r2, r3
 8000244:	2101      	movs	r1, #1
 8000246:	4816      	ldr	r0, [pc, #88]	; (80002a0 <display_7seg_left+0xf8>)
 8000248:	f001 fed7 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 1: PB1
    HAL_GPIO_WritePin(GPIOB, inputseg1_1_Pin, (units & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800024c:	68bb      	ldr	r3, [r7, #8]
 800024e:	105b      	asrs	r3, r3, #1
 8000250:	b2db      	uxtb	r3, r3
 8000252:	f003 0301 	and.w	r3, r3, #1
 8000256:	b2db      	uxtb	r3, r3
 8000258:	461a      	mov	r2, r3
 800025a:	2102      	movs	r1, #2
 800025c:	4810      	ldr	r0, [pc, #64]	; (80002a0 <display_7seg_left+0xf8>)
 800025e:	f001 fecc 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 2: PB2
    HAL_GPIO_WritePin(GPIOB, inputseg1_2_Pin, (units & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000262:	68bb      	ldr	r3, [r7, #8]
 8000264:	109b      	asrs	r3, r3, #2
 8000266:	b2db      	uxtb	r3, r3
 8000268:	f003 0301 	and.w	r3, r3, #1
 800026c:	b2db      	uxtb	r3, r3
 800026e:	461a      	mov	r2, r3
 8000270:	2104      	movs	r1, #4
 8000272:	480b      	ldr	r0, [pc, #44]	; (80002a0 <display_7seg_left+0xf8>)
 8000274:	f001 fec1 	bl	8001ffa <HAL_GPIO_WritePin>

    // Bit 3: PB3
    HAL_GPIO_WritePin(GPIOB, inputseg1_3_Pin, (units & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	10db      	asrs	r3, r3, #3
 800027c:	b2db      	uxtb	r3, r3
 800027e:	f003 0301 	and.w	r3, r3, #1
 8000282:	b2db      	uxtb	r3, r3
 8000284:	461a      	mov	r2, r3
 8000286:	2108      	movs	r1, #8
 8000288:	4805      	ldr	r0, [pc, #20]	; (80002a0 <display_7seg_left+0xf8>)
 800028a:	f001 feb6 	bl	8001ffa <HAL_GPIO_WritePin>
}
 800028e:	bf00      	nop
 8000290:	3710      	adds	r7, #16
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	66666667 	.word	0x66666667
 800029c:	40010800 	.word	0x40010800
 80002a0:	40010c00 	.word	0x40010c00

080002a4 <display_7seg_right>:
 * @param num: Số cần hiển thị (0-99)
 *
 * Tương tự hàm display_7seg_left nhưng dùng các chân GPIO khác
 */
void display_7seg_right(int num)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b084      	sub	sp, #16
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
    // Tách số thành 2 chữ số
    int tens = num / 10;  // Hàng chục
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	4a39      	ldr	r2, [pc, #228]	; (8000394 <display_7seg_right+0xf0>)
 80002b0:	fb82 1203 	smull	r1, r2, r2, r3
 80002b4:	1092      	asrs	r2, r2, #2
 80002b6:	17db      	asrs	r3, r3, #31
 80002b8:	1ad3      	subs	r3, r2, r3
 80002ba:	60fb      	str	r3, [r7, #12]
    int units = num % 10; // Hàng đơn vị
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	4b35      	ldr	r3, [pc, #212]	; (8000394 <display_7seg_right+0xf0>)
 80002c0:	fb83 1302 	smull	r1, r3, r3, r2
 80002c4:	1099      	asrs	r1, r3, #2
 80002c6:	17d3      	asrs	r3, r2, #31
 80002c8:	1ac9      	subs	r1, r1, r3
 80002ca:	460b      	mov	r3, r1
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	440b      	add	r3, r1
 80002d0:	005b      	lsls	r3, r3, #1
 80002d2:	1ad3      	subs	r3, r2, r3
 80002d4:	60bb      	str	r3, [r7, #8]

    // ============ SEG2 - LED 7 đoạn hiển thị HÀNG CHỤC ============
    // Sử dụng 4 chân PB4-PB7 của GPIOB
    HAL_GPIO_WritePin(GPIOB, inputseg2_0_Pin, (tens & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	f003 0301 	and.w	r3, r3, #1
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	461a      	mov	r2, r3
 80002e2:	2110      	movs	r1, #16
 80002e4:	482c      	ldr	r0, [pc, #176]	; (8000398 <display_7seg_right+0xf4>)
 80002e6:	f001 fe88 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg2_1_Pin, (tens & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	105b      	asrs	r3, r3, #1
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	f003 0301 	and.w	r3, r3, #1
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	461a      	mov	r2, r3
 80002f8:	2120      	movs	r1, #32
 80002fa:	4827      	ldr	r0, [pc, #156]	; (8000398 <display_7seg_right+0xf4>)
 80002fc:	f001 fe7d 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg2_2_Pin, (tens & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	109b      	asrs	r3, r3, #2
 8000304:	b2db      	uxtb	r3, r3
 8000306:	f003 0301 	and.w	r3, r3, #1
 800030a:	b2db      	uxtb	r3, r3
 800030c:	461a      	mov	r2, r3
 800030e:	2140      	movs	r1, #64	; 0x40
 8000310:	4821      	ldr	r0, [pc, #132]	; (8000398 <display_7seg_right+0xf4>)
 8000312:	f001 fe72 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg2_3_Pin, (tens & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	10db      	asrs	r3, r3, #3
 800031a:	b2db      	uxtb	r3, r3
 800031c:	f003 0301 	and.w	r3, r3, #1
 8000320:	b2db      	uxtb	r3, r3
 8000322:	461a      	mov	r2, r3
 8000324:	2180      	movs	r1, #128	; 0x80
 8000326:	481c      	ldr	r0, [pc, #112]	; (8000398 <display_7seg_right+0xf4>)
 8000328:	f001 fe67 	bl	8001ffa <HAL_GPIO_WritePin>

    // ============ SEG3 - LED 7 đoạn hiển thị HÀNG ĐƠN VỊ ============
    // Sử dụng 4 chân PB8-PB11 của GPIOB
    HAL_GPIO_WritePin(GPIOB, inputseg3_0_Pin, (units & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	b2db      	uxtb	r3, r3
 8000330:	f003 0301 	and.w	r3, r3, #1
 8000334:	b2db      	uxtb	r3, r3
 8000336:	461a      	mov	r2, r3
 8000338:	f44f 7180 	mov.w	r1, #256	; 0x100
 800033c:	4816      	ldr	r0, [pc, #88]	; (8000398 <display_7seg_right+0xf4>)
 800033e:	f001 fe5c 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg3_1_Pin, (units & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	105b      	asrs	r3, r3, #1
 8000346:	b2db      	uxtb	r3, r3
 8000348:	f003 0301 	and.w	r3, r3, #1
 800034c:	b2db      	uxtb	r3, r3
 800034e:	461a      	mov	r2, r3
 8000350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000354:	4810      	ldr	r0, [pc, #64]	; (8000398 <display_7seg_right+0xf4>)
 8000356:	f001 fe50 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg3_2_Pin, (units & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800035a:	68bb      	ldr	r3, [r7, #8]
 800035c:	109b      	asrs	r3, r3, #2
 800035e:	b2db      	uxtb	r3, r3
 8000360:	f003 0301 	and.w	r3, r3, #1
 8000364:	b2db      	uxtb	r3, r3
 8000366:	461a      	mov	r2, r3
 8000368:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800036c:	480a      	ldr	r0, [pc, #40]	; (8000398 <display_7seg_right+0xf4>)
 800036e:	f001 fe44 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, inputseg3_3_Pin, (units & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	10db      	asrs	r3, r3, #3
 8000376:	b2db      	uxtb	r3, r3
 8000378:	f003 0301 	and.w	r3, r3, #1
 800037c:	b2db      	uxtb	r3, r3
 800037e:	461a      	mov	r2, r3
 8000380:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000384:	4804      	ldr	r0, [pc, #16]	; (8000398 <display_7seg_right+0xf4>)
 8000386:	f001 fe38 	bl	8001ffa <HAL_GPIO_WritePin>
}
 800038a:	bf00      	nop
 800038c:	3710      	adds	r7, #16
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	66666667 	.word	0x66666667
 8000398:	40010c00 	.word	0x40010c00

0800039c <display_7seg_mode>:
 * Chức năng:
 * - Hiển thị chế độ hoạt động hiện tại của hệ thống
 * - Ví dụ: Mode 1 (Normal), Mode 2 (Adjust Red), Mode 3 (Adjust Yellow), v.v.
 */
void display_7seg_mode(int mode)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
    // Hiển thị mode sử dụng 4 chân PB12-PB15 của GPIOB

    // Bit 0: PB12
    HAL_GPIO_WritePin(GPIOB, inputmode_0_Pin, (mode & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	f003 0301 	and.w	r3, r3, #1
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	461a      	mov	r2, r3
 80003b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b4:	4815      	ldr	r0, [pc, #84]	; (800040c <display_7seg_mode+0x70>)
 80003b6:	f001 fe20 	bl	8001ffa <HAL_GPIO_WritePin>
    // Bit 1: PB13
    HAL_GPIO_WritePin(GPIOB, inputmode_1_Pin, (mode & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	105b      	asrs	r3, r3, #1
 80003be:	b2db      	uxtb	r3, r3
 80003c0:	f003 0301 	and.w	r3, r3, #1
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	461a      	mov	r2, r3
 80003c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003cc:	480f      	ldr	r0, [pc, #60]	; (800040c <display_7seg_mode+0x70>)
 80003ce:	f001 fe14 	bl	8001ffa <HAL_GPIO_WritePin>
    // Bit 2: PB14
    HAL_GPIO_WritePin(GPIOB, inputmode_2_Pin, (mode & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	109b      	asrs	r3, r3, #2
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	f003 0301 	and.w	r3, r3, #1
 80003dc:	b2db      	uxtb	r3, r3
 80003de:	461a      	mov	r2, r3
 80003e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003e4:	4809      	ldr	r0, [pc, #36]	; (800040c <display_7seg_mode+0x70>)
 80003e6:	f001 fe08 	bl	8001ffa <HAL_GPIO_WritePin>
    // Bit 3: PB15
    HAL_GPIO_WritePin(GPIOB, inputmode_3_Pin, (mode & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	10db      	asrs	r3, r3, #3
 80003ee:	b2db      	uxtb	r3, r3
 80003f0:	f003 0301 	and.w	r3, r3, #1
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	461a      	mov	r2, r3
 80003f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003fc:	4803      	ldr	r0, [pc, #12]	; (800040c <display_7seg_mode+0x70>)
 80003fe:	f001 fdfc 	bl	8001ffa <HAL_GPIO_WritePin>
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	40010c00 	.word	0x40010c00

08000410 <Task_Button_Scan>:
 * Lưu ý:
 * - Task này PHẢI chạy mỗi 10ms (không được chậm hơn)
 * - Nếu chạy chậm → nút nhấn sẽ bị miss
 */
void Task_Button_Scan(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
    getKeyInput();  // Hàm từ button.c - xử lý debounce và edge detection
 8000414:	f000 f856 	bl	80004c4 <getKeyInput>
}
 8000418:	bf00      	nop
 800041a:	bd80      	pop	{r7, pc}

0800041c <Task_Traffic_FSM>:
 * Lưu ý:
 * - Task này chứa toàn bộ logic điều khiển
 * - Không tự cập nhật LED/7-segment
 */
void Task_Traffic_FSM(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
    traffic_run();  // Hàm từ fsm_traffic.c - xử lý toàn bộ FSM
 8000420:	f000 f97a 	bl	8000718 <traffic_run>
}
 8000424:	bf00      	nop
 8000426:	bd80      	pop	{r7, pc}

08000428 <Task_Update_Display>:
 * Lưu ý:
 * - Task này chỉ HIỂN THỊ, không xử lý logic
 * - Logic đã được xử lý trong Task_Traffic_FSM
 */
void Task_Update_Display(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
    // Cập nhật LED đơn (đèn giao thông)
    update_led_display();    // Hàm từ led_display.c
 800042c:	f000 fc7a 	bl	8000d24 <update_led_display>

    // Cập nhật LED 7 đoạn (đồng hồ đếm ngược)
    update_7seg_display();   // Hàm từ 7segment_display.c
 8000430:	f7ff fe8c 	bl	800014c <update_7seg_display>
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}

08000438 <isButton1Pressed>:
/* ==================================================================
 * HÀM KIỂM TRA TRẠNG THÁI NÚT (GỌI TRONG MAIN)
 * ================================================================== */

int isButton1Pressed()
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  if (button_flag[0] == 1)
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <isButton1Pressed+0x20>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d104      	bne.n	800044e <isButton1Pressed+0x16>
  {
    button_flag[0] = 0;
 8000444:	4b04      	ldr	r3, [pc, #16]	; (8000458 <isButton1Pressed+0x20>)
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
    return 1;
 800044a:	2301      	movs	r3, #1
 800044c:	e000      	b.n	8000450 <isButton1Pressed+0x18>
  }
  return 0;
 800044e:	2300      	movs	r3, #0
}
 8000450:	4618      	mov	r0, r3
 8000452:	46bd      	mov	sp, r7
 8000454:	bc80      	pop	{r7}
 8000456:	4770      	bx	lr
 8000458:	20000078 	.word	0x20000078

0800045c <isButton2Pressed>:

int isButton2Pressed()
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  if (button_flag[1] == 1)
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <isButton2Pressed+0x20>)
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d104      	bne.n	8000472 <isButton2Pressed+0x16>
  {
    button_flag[1] = 0;
 8000468:	4b04      	ldr	r3, [pc, #16]	; (800047c <isButton2Pressed+0x20>)
 800046a:	2200      	movs	r2, #0
 800046c:	605a      	str	r2, [r3, #4]
    return 1;
 800046e:	2301      	movs	r3, #1
 8000470:	e000      	b.n	8000474 <isButton2Pressed+0x18>
  }
  return 0;
 8000472:	2300      	movs	r3, #0
}
 8000474:	4618      	mov	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	20000078 	.word	0x20000078

08000480 <isButton3Pressed>:

int isButton3Pressed()
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  if (button_flag[2] == 1)
 8000484:	4b06      	ldr	r3, [pc, #24]	; (80004a0 <isButton3Pressed+0x20>)
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	2b01      	cmp	r3, #1
 800048a:	d104      	bne.n	8000496 <isButton3Pressed+0x16>
  {
    button_flag[2] = 0;
 800048c:	4b04      	ldr	r3, [pc, #16]	; (80004a0 <isButton3Pressed+0x20>)
 800048e:	2200      	movs	r2, #0
 8000490:	609a      	str	r2, [r3, #8]
    return 1;
 8000492:	2301      	movs	r3, #1
 8000494:	e000      	b.n	8000498 <isButton3Pressed+0x18>
  }
  return 0;
 8000496:	2300      	movs	r3, #0
}
 8000498:	4618      	mov	r0, r3
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr
 80004a0:	20000078 	.word	0x20000078

080004a4 <subKeyProcess>:
/* ==================================================================
 * XỬ LÝ SỰ KIỆN NÚT BẤM
 * ================================================================== */

void subKeyProcess(int index)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  button_flag[index] = 1;
 80004ac:	4a04      	ldr	r2, [pc, #16]	; (80004c0 <subKeyProcess+0x1c>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2101      	movs	r1, #1
 80004b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80004b6:	bf00      	nop
 80004b8:	370c      	adds	r7, #12
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr
 80004c0:	20000078 	.word	0x20000078

080004c4 <getKeyInput>:
/* ==================================================================
 * HÀM CHÍNH - ĐỌC VÀ XỬ LÝ NÚT BẤM (GỌI TRONG TIMER INTERRUPT)
 * ================================================================== */

void getKeyInput()
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
  // BỎ QUA NÚT NHẤN TRONG 100ms ĐẦU TIÊN
  if(startup_counter > 0) {
 80004ca:	4b56      	ldr	r3, [pc, #344]	; (8000624 <getKeyInput+0x160>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	dd05      	ble.n	80004de <getKeyInput+0x1a>
    startup_counter--;
 80004d2:	4b54      	ldr	r3, [pc, #336]	; (8000624 <getKeyInput+0x160>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	3b01      	subs	r3, #1
 80004d8:	4a52      	ldr	r2, [pc, #328]	; (8000624 <getKeyInput+0x160>)
 80004da:	6013      	str	r3, [r2, #0]
    return;
 80004dc:	e09e      	b.n	800061c <getKeyInput+0x158>
  }

  for (int i = 0; i < 3; i++)
 80004de:	2300      	movs	r3, #0
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	e097      	b.n	8000614 <getKeyInput+0x150>
  {
    // ===== BƯỚC 1: DỊCH CHUYỂN GIÁ TRỊ CŨ =====
    KeyReg2[i] = KeyReg1[i];
 80004e4:	4a50      	ldr	r2, [pc, #320]	; (8000628 <getKeyInput+0x164>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004ec:	494f      	ldr	r1, [pc, #316]	; (800062c <getKeyInput+0x168>)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    KeyReg1[i] = KeyReg0[i];
 80004f4:	4a4e      	ldr	r2, [pc, #312]	; (8000630 <getKeyInput+0x16c>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004fc:	494a      	ldr	r1, [pc, #296]	; (8000628 <getKeyInput+0x164>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    // ===== BƯỚC 2: ĐỌC GIÁ TRỊ MỚI TỪ GPIO =====
    switch (i)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b02      	cmp	r3, #2
 8000508:	d021      	beq.n	800054e <getKeyInput+0x8a>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	2b02      	cmp	r3, #2
 800050e:	dc2a      	bgt.n	8000566 <getKeyInput+0xa2>
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d003      	beq.n	800051e <getKeyInput+0x5a>
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b01      	cmp	r3, #1
 800051a:	d00c      	beq.n	8000536 <getKeyInput+0x72>
 800051c:	e023      	b.n	8000566 <getKeyInput+0xa2>
    {
    case 0:
      KeyReg0[i] = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 800051e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000522:	4844      	ldr	r0, [pc, #272]	; (8000634 <getKeyInput+0x170>)
 8000524:	f001 fd52 	bl	8001fcc <HAL_GPIO_ReadPin>
 8000528:	4603      	mov	r3, r0
 800052a:	4619      	mov	r1, r3
 800052c:	4a40      	ldr	r2, [pc, #256]	; (8000630 <getKeyInput+0x16c>)
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      break;
 8000534:	e017      	b.n	8000566 <getKeyInput+0xa2>
    case 1:
      KeyReg0[i] = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000536:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800053a:	483e      	ldr	r0, [pc, #248]	; (8000634 <getKeyInput+0x170>)
 800053c:	f001 fd46 	bl	8001fcc <HAL_GPIO_ReadPin>
 8000540:	4603      	mov	r3, r0
 8000542:	4619      	mov	r1, r3
 8000544:	4a3a      	ldr	r2, [pc, #232]	; (8000630 <getKeyInput+0x16c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      break;
 800054c:	e00b      	b.n	8000566 <getKeyInput+0xa2>
    case 2:
      KeyReg0[i] = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 800054e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000552:	4838      	ldr	r0, [pc, #224]	; (8000634 <getKeyInput+0x170>)
 8000554:	f001 fd3a 	bl	8001fcc <HAL_GPIO_ReadPin>
 8000558:	4603      	mov	r3, r0
 800055a:	4619      	mov	r1, r3
 800055c:	4a34      	ldr	r2, [pc, #208]	; (8000630 <getKeyInput+0x16c>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      break;
 8000564:	bf00      	nop
    }

    // ===== BƯỚC 3: DEBOUNCING - KIỂM TRA 3 LẦN ĐỌC GIỐNG NHAU =====
    if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i]))
 8000566:	4a30      	ldr	r2, [pc, #192]	; (8000628 <getKeyInput+0x164>)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800056e:	4930      	ldr	r1, [pc, #192]	; (8000630 <getKeyInput+0x16c>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000576:	429a      	cmp	r2, r3
 8000578:	d149      	bne.n	800060e <getKeyInput+0x14a>
 800057a:	4a2b      	ldr	r2, [pc, #172]	; (8000628 <getKeyInput+0x164>)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000582:	492a      	ldr	r1, [pc, #168]	; (800062c <getKeyInput+0x168>)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800058a:	429a      	cmp	r2, r3
 800058c:	d13f      	bne.n	800060e <getKeyInput+0x14a>
    {
      // ===== BƯỚC 4: PHÁT HIỆN THAY ĐỔI TRẠNG THÁI =====
      if (KeyReg3[i] != KeyReg2[i])
 800058e:	4a2a      	ldr	r2, [pc, #168]	; (8000638 <getKeyInput+0x174>)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000596:	4925      	ldr	r1, [pc, #148]	; (800062c <getKeyInput+0x168>)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800059e:	429a      	cmp	r2, r3
 80005a0:	d016      	beq.n	80005d0 <getKeyInput+0x10c>
      {
        KeyReg3[i] = KeyReg2[i];
 80005a2:	4a22      	ldr	r2, [pc, #136]	; (800062c <getKeyInput+0x168>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005aa:	4923      	ldr	r1, [pc, #140]	; (8000638 <getKeyInput+0x174>)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if (KeyReg3[i] == PRESSED_STATE)
 80005b2:	4a21      	ldr	r2, [pc, #132]	; (8000638 <getKeyInput+0x174>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d127      	bne.n	800060e <getKeyInput+0x14a>
        {
          subKeyProcess(i);
 80005be:	6878      	ldr	r0, [r7, #4]
 80005c0:	f7ff ff70 	bl	80004a4 <subKeyProcess>
          TimeOutForKeyPress[i] = 100;  // 100 x 10ms = 1000ms
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <getKeyInput+0x178>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2164      	movs	r1, #100	; 0x64
 80005ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80005ce:	e01e      	b.n	800060e <getKeyInput+0x14a>
        }
      }
      else
      {
        // ===== BƯỚC 5: XỬ LÝ NHẤN GIỮ (LONG PRESS) =====
        TimeOutForKeyPress[i]--;
 80005d0:	4a1a      	ldr	r2, [pc, #104]	; (800063c <getKeyInput+0x178>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d8:	1e5a      	subs	r2, r3, #1
 80005da:	4918      	ldr	r1, [pc, #96]	; (800063c <getKeyInput+0x178>)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if (TimeOutForKeyPress[i] == 0)
 80005e2:	4a16      	ldr	r2, [pc, #88]	; (800063c <getKeyInput+0x178>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d10f      	bne.n	800060e <getKeyInput+0x14a>
        {
          TimeOutForKeyPress[i] = 100;  // Reset về 1 giây
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <getKeyInput+0x178>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2164      	movs	r1, #100	; 0x64
 80005f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

          if (KeyReg3[i] == PRESSED_STATE)
 80005f8:	4a0f      	ldr	r2, [pc, #60]	; (8000638 <getKeyInput+0x174>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d104      	bne.n	800060e <getKeyInput+0x14a>
          {
            button_long_pressed[i] = 1;
 8000604:	4a0e      	ldr	r2, [pc, #56]	; (8000640 <getKeyInput+0x17c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2101      	movs	r1, #1
 800060a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (int i = 0; i < 3; i++)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	3301      	adds	r3, #1
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b02      	cmp	r3, #2
 8000618:	f77f af64 	ble.w	80004e4 <getKeyInput+0x20>
          }
        }
      }
    }
  }
}
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	2000003c 	.word	0x2000003c
 8000628:	2000000c 	.word	0x2000000c
 800062c:	20000018 	.word	0x20000018
 8000630:	20000000 	.word	0x20000000
 8000634:	40010800 	.word	0x40010800
 8000638:	20000024 	.word	0x20000024
 800063c:	20000030 	.word	0x20000030
 8000640:	20000084 	.word	0x20000084

08000644 <traffic_init>:
 *
 * Đặt thời gian mặc định, chế độ, trạng thái và trạng thái nút nhấn
 * Được gọi một lần trong main() trước khi vào vòng lặp chính
 */
void traffic_init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	// Thời gian mặc định
	duration_RED = 5;      // Đèn đỏ: 5 giây
 8000648:	4b24      	ldr	r3, [pc, #144]	; (80006dc <traffic_init+0x98>)
 800064a:	2205      	movs	r2, #5
 800064c:	601a      	str	r2, [r3, #0]
	duration_AMBER = 2;    // Đèn vàng: 2 giây
 800064e:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <traffic_init+0x9c>)
 8000650:	2202      	movs	r2, #2
 8000652:	601a      	str	r2, [r3, #0]
	duration_GREEN = 3;    // Đèn xanh: 3 giây
 8000654:	4b23      	ldr	r3, [pc, #140]	; (80006e4 <traffic_init+0xa0>)
 8000656:	2203      	movs	r2, #3
 8000658:	601a      	str	r2, [r3, #0]

	// Chế độ và trạng thái ban đầu
    current_mode = MODE_1_NORMAL;
 800065a:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <traffic_init+0xa4>)
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
    traffic_state = INIT;  // Sẽ chuyển sang RED_GREEN khi chạy lần đầu
 8000660:	4b22      	ldr	r3, [pc, #136]	; (80006ec <traffic_init+0xa8>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]

    // Khởi tạo bộ đếm
    counter_road1 = 0;
 8000666:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <traffic_init+0xac>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
    counter_road2 = 0;
 800066c:	4b21      	ldr	r3, [pc, #132]	; (80006f4 <traffic_init+0xb0>)
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]

    // Tắt tất cả LED
    turn_off_all_leds();
 8000672:	f000 fbd7 	bl	8000e24 <turn_off_all_leds>

    // Khởi tạo phát hiện cạnh nút nhấn
    prevState[0] = BTN_RELEASE;     // Nút MODE
 8000676:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <traffic_init+0xb4>)
 8000678:	2200      	movs	r2, #0
 800067a:	701a      	strb	r2, [r3, #0]
    prevState[1] = BTN_RELEASE;     // Nút MODIFY
 800067c:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <traffic_init+0xb4>)
 800067e:	2200      	movs	r2, #0
 8000680:	705a      	strb	r2, [r3, #1]
    prevState[2] = BTN_RELEASE;     // Nút SET
 8000682:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <traffic_init+0xb4>)
 8000684:	2200      	movs	r2, #0
 8000686:	709a      	strb	r2, [r3, #2]

    currState[0] = BTN_RELEASE;
 8000688:	4b1c      	ldr	r3, [pc, #112]	; (80006fc <traffic_init+0xb8>)
 800068a:	2200      	movs	r2, #0
 800068c:	701a      	strb	r2, [r3, #0]
    currState[1] = BTN_RELEASE;
 800068e:	4b1b      	ldr	r3, [pc, #108]	; (80006fc <traffic_init+0xb8>)
 8000690:	2200      	movs	r2, #0
 8000692:	705a      	strb	r2, [r3, #1]
    currState[2] = BTN_RELEASE;
 8000694:	4b19      	ldr	r3, [pc, #100]	; (80006fc <traffic_init+0xb8>)
 8000696:	2200      	movs	r2, #0
 8000698:	709a      	strb	r2, [r3, #2]

    // Khởi tạo nhấp nháy LED
    // Chu kỳ: 0.25s BẬT + 0.25s TẮT = 0.5s
    blink_counter = 0;
 800069a:	4b19      	ldr	r3, [pc, #100]	; (8000700 <traffic_init+0xbc>)
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
    flag_blink = 0;
 80006a0:	4b18      	ldr	r3, [pc, #96]	; (8000704 <traffic_init+0xc0>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]

    // Reset cờ LED
    flagRed[0] = flagRed[1] = 0;
 80006a6:	4b18      	ldr	r3, [pc, #96]	; (8000708 <traffic_init+0xc4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	4b16      	ldr	r3, [pc, #88]	; (8000708 <traffic_init+0xc4>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a15      	ldr	r2, [pc, #84]	; (8000708 <traffic_init+0xc4>)
 80006b2:	6013      	str	r3, [r2, #0]
    flagGreen[0] = flagGreen[1] = 0;
 80006b4:	4b15      	ldr	r3, [pc, #84]	; (800070c <traffic_init+0xc8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	4b14      	ldr	r3, [pc, #80]	; (800070c <traffic_init+0xc8>)
 80006bc:	685b      	ldr	r3, [r3, #4]
 80006be:	4a13      	ldr	r2, [pc, #76]	; (800070c <traffic_init+0xc8>)
 80006c0:	6013      	str	r3, [r2, #0]
    flagYellow[0] = flagYellow[1] = 0;
 80006c2:	4b13      	ldr	r3, [pc, #76]	; (8000710 <traffic_init+0xcc>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	605a      	str	r2, [r3, #4]
 80006c8:	4b11      	ldr	r3, [pc, #68]	; (8000710 <traffic_init+0xcc>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	4a10      	ldr	r2, [pc, #64]	; (8000710 <traffic_init+0xcc>)
 80006ce:	6013      	str	r3, [r2, #0]

    // Reset biến tạm
    temp_duration = 0;
 80006d0:	4b10      	ldr	r3, [pc, #64]	; (8000714 <traffic_init+0xd0>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000040 	.word	0x20000040
 80006e0:	20000044 	.word	0x20000044
 80006e4:	20000048 	.word	0x20000048
 80006e8:	2000004c 	.word	0x2000004c
 80006ec:	200000a0 	.word	0x200000a0
 80006f0:	20000098 	.word	0x20000098
 80006f4:	2000009c 	.word	0x2000009c
 80006f8:	200000c4 	.word	0x200000c4
 80006fc:	200000c8 	.word	0x200000c8
 8000700:	200000a4 	.word	0x200000a4
 8000704:	200000a8 	.word	0x200000a8
 8000708:	200000ac 	.word	0x200000ac
 800070c:	200000b4 	.word	0x200000b4
 8000710:	200000bc 	.word	0x200000bc
 8000714:	20000094 	.word	0x20000094

08000718 <traffic_run>:
 * 4. update_7seg_display()   → Cập nhật màn hình 7 đoạn
 *
 * TỐC ĐỘ GỌI: 100 lần/giây = 100Hz
 */
void traffic_run(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	// Bước 1: Đọc trạng thái nút nhấn
	update_button_state();
 800071c:	f000 f824 	bl	8000768 <update_button_state>

    // Bước 2: Xử lý logic theo chế độ
    switch(current_mode) {
 8000720:	4b10      	ldr	r3, [pc, #64]	; (8000764 <traffic_run+0x4c>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	3b01      	subs	r3, #1
 8000726:	2b03      	cmp	r3, #3
 8000728:	d816      	bhi.n	8000758 <traffic_run+0x40>
 800072a:	a201      	add	r2, pc, #4	; (adr r2, 8000730 <traffic_run+0x18>)
 800072c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000730:	08000741 	.word	0x08000741
 8000734:	08000747 	.word	0x08000747
 8000738:	0800074d 	.word	0x0800074d
 800073c:	08000753 	.word	0x08000753
        case MODE_1_NORMAL:
            fsm_normal_mode();    // Chế độ tự động
 8000740:	f000 f870 	bl	8000824 <fsm_normal_mode>
            break;
 8000744:	e008      	b.n	8000758 <traffic_run+0x40>

        case MODE_2_RED_MODIFY:
            fsm_red_modify_mode();    // Điều chỉnh thời gian ĐỎ
 8000746:	f000 f943 	bl	80009d0 <fsm_red_modify_mode>
            break;
 800074a:	e005      	b.n	8000758 <traffic_run+0x40>

        case MODE_3_AMBER_MODIFY:
            fsm_amber_modify_mode();  // Điều chỉnh thời gian VÀNG
 800074c:	f000 f990 	bl	8000a70 <fsm_amber_modify_mode>
            break;
 8000750:	e002      	b.n	8000758 <traffic_run+0x40>

        case MODE_4_GREEN_MODIFY:
            fsm_green_modify_mode();  // Điều chỉnh thời gian XANH
 8000752:	f000 f9dd 	bl	8000b10 <fsm_green_modify_mode>
            break;
 8000756:	bf00      	nop
    }

    // Bước 3: Cập nhật phần cứng LED
    update_led_display();
 8000758:	f000 fae4 	bl	8000d24 <update_led_display>

    // Bước 4: Cập nhật màn hình 7 đoạn
    update_7seg_display();
 800075c:	f7ff fcf6 	bl	800014c <update_7seg_display>
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	2000004c 	.word	0x2000004c

08000768 <update_button_state>:
 * - Mỗi lần nhấn = chính xác một sự kiện
 *
 * GỌI: Mỗi 10ms trong traffic_run()
 */
void update_button_state(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
    for(int i = 0; i < 3; i++) {
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	e04b      	b.n	800080c <update_button_state+0xa4>
        // Lưu trạng thái hiện tại làm trước đó
        prevState[i] = currState[i];
 8000774:	4a29      	ldr	r2, [pc, #164]	; (800081c <update_button_state+0xb4>)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4413      	add	r3, r2
 800077a:	7819      	ldrb	r1, [r3, #0]
 800077c:	4a28      	ldr	r2, [pc, #160]	; (8000820 <update_button_state+0xb8>)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4413      	add	r3, r2
 8000782:	460a      	mov	r2, r1
 8000784:	701a      	strb	r2, [r3, #0]

        // Đọc trạng thái mới từ phần cứng
        switch(i) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2b02      	cmp	r3, #2
 800078a:	d02b      	beq.n	80007e4 <update_button_state+0x7c>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b02      	cmp	r3, #2
 8000790:	dc39      	bgt.n	8000806 <update_button_state+0x9e>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d003      	beq.n	80007a0 <update_button_state+0x38>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d011      	beq.n	80007c2 <update_button_state+0x5a>
 800079e:	e032      	b.n	8000806 <update_button_state+0x9e>
            case 0:  // Nút MODE
                if(isButton1Pressed()) {
 80007a0:	f7ff fe4a 	bl	8000438 <isButton1Pressed>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d005      	beq.n	80007b6 <update_button_state+0x4e>
                    currState[i] = BTN_PRESS;
 80007aa:	4a1c      	ldr	r2, [pc, #112]	; (800081c <update_button_state+0xb4>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	4413      	add	r3, r2
 80007b0:	2201      	movs	r2, #1
 80007b2:	701a      	strb	r2, [r3, #0]
                } else {
                    currState[i] = BTN_RELEASE;
                }
                break;
 80007b4:	e027      	b.n	8000806 <update_button_state+0x9e>
                    currState[i] = BTN_RELEASE;
 80007b6:	4a19      	ldr	r2, [pc, #100]	; (800081c <update_button_state+0xb4>)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4413      	add	r3, r2
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
                break;
 80007c0:	e021      	b.n	8000806 <update_button_state+0x9e>

            case 1:  // Nút MODIFY
                if(isButton2Pressed()) {
 80007c2:	f7ff fe4b 	bl	800045c <isButton2Pressed>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d005      	beq.n	80007d8 <update_button_state+0x70>
                    currState[i] = BTN_PRESS;
 80007cc:	4a13      	ldr	r2, [pc, #76]	; (800081c <update_button_state+0xb4>)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4413      	add	r3, r2
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
                } else {
                    currState[i] = BTN_RELEASE;
                }
                break;
 80007d6:	e016      	b.n	8000806 <update_button_state+0x9e>
                    currState[i] = BTN_RELEASE;
 80007d8:	4a10      	ldr	r2, [pc, #64]	; (800081c <update_button_state+0xb4>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	2200      	movs	r2, #0
 80007e0:	701a      	strb	r2, [r3, #0]
                break;
 80007e2:	e010      	b.n	8000806 <update_button_state+0x9e>

            case 2:  // Nút SET
                if(isButton3Pressed()) {
 80007e4:	f7ff fe4c 	bl	8000480 <isButton3Pressed>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d005      	beq.n	80007fa <update_button_state+0x92>
                    currState[i] = BTN_PRESS;
 80007ee:	4a0b      	ldr	r2, [pc, #44]	; (800081c <update_button_state+0xb4>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4413      	add	r3, r2
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]
                } else {
                    currState[i] = BTN_RELEASE;
                }
                break;
 80007f8:	e004      	b.n	8000804 <update_button_state+0x9c>
                    currState[i] = BTN_RELEASE;
 80007fa:	4a08      	ldr	r2, [pc, #32]	; (800081c <update_button_state+0xb4>)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4413      	add	r3, r2
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]
                break;
 8000804:	bf00      	nop
    for(int i = 0; i < 3; i++) {
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	3301      	adds	r3, #1
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b02      	cmp	r3, #2
 8000810:	ddb0      	ble.n	8000774 <update_button_state+0xc>
        }
    }
}
 8000812:	bf00      	nop
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	200000c8 	.word	0x200000c8
 8000820:	200000c4 	.word	0x200000c4

08000824 <fsm_normal_mode>:
 *   INIT → RED_GREEN → RED_AMBER → GREEN_RED → AMBER_RED → (lặp lại)
 *
 * Cập nhật mỗi 1 giây (đếm ngược counter_road1/2)
 */
void fsm_normal_mode(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
    static int timer_counter = 0;

    // Xử lý nút MODE - chuyển sang chế độ điều chỉnh
    if(currState[0] == BTN_PRESS && prevState[0] == BTN_RELEASE) {
 8000828:	4b5e      	ldr	r3, [pc, #376]	; (80009a4 <fsm_normal_mode+0x180>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d10d      	bne.n	800084c <fsm_normal_mode+0x28>
 8000830:	4b5d      	ldr	r3, [pc, #372]	; (80009a8 <fsm_normal_mode+0x184>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d109      	bne.n	800084c <fsm_normal_mode+0x28>
        current_mode = MODE_2_RED_MODIFY;
 8000838:	4b5c      	ldr	r3, [pc, #368]	; (80009ac <fsm_normal_mode+0x188>)
 800083a:	2202      	movs	r2, #2
 800083c:	701a      	strb	r2, [r3, #0]
        temp_duration = duration_RED;
 800083e:	4b5c      	ldr	r3, [pc, #368]	; (80009b0 <fsm_normal_mode+0x18c>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4a5c      	ldr	r2, [pc, #368]	; (80009b4 <fsm_normal_mode+0x190>)
 8000844:	6013      	str	r3, [r2, #0]
        turn_off_all_leds();
 8000846:	f000 faed 	bl	8000e24 <turn_off_all_leds>
        return;
 800084a:	e0aa      	b.n	80009a2 <fsm_normal_mode+0x17e>
    }

    // Đếm chu kỳ timer
    timer_counter++;
 800084c:	4b5a      	ldr	r3, [pc, #360]	; (80009b8 <fsm_normal_mode+0x194>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	3301      	adds	r3, #1
 8000852:	4a59      	ldr	r2, [pc, #356]	; (80009b8 <fsm_normal_mode+0x194>)
 8000854:	6013      	str	r3, [r2, #0]
    if(timer_counter < TIMER_CYCLE) {
 8000856:	4b58      	ldr	r3, [pc, #352]	; (80009b8 <fsm_normal_mode+0x194>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b63      	cmp	r3, #99	; 0x63
 800085c:	f340 80a0 	ble.w	80009a0 <fsm_normal_mode+0x17c>
        return;  // Chưa đủ thời gian
    }
    timer_counter = 0;  // Reset cho chu kỳ tiếp theo
 8000860:	4b55      	ldr	r3, [pc, #340]	; (80009b8 <fsm_normal_mode+0x194>)
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]

    // FSM giao thông - cập nhật mỗi giây
    switch(traffic_state) {
 8000866:	4b55      	ldr	r3, [pc, #340]	; (80009bc <fsm_normal_mode+0x198>)
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b04      	cmp	r3, #4
 800086c:	f200 8089 	bhi.w	8000982 <fsm_normal_mode+0x15e>
 8000870:	a201      	add	r2, pc, #4	; (adr r2, 8000878 <fsm_normal_mode+0x54>)
 8000872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000876:	bf00      	nop
 8000878:	0800088d 	.word	0x0800088d
 800087c:	080008a5 	.word	0x080008a5
 8000880:	080008d9 	.word	0x080008d9
 8000884:	0800090d 	.word	0x0800090d
 8000888:	08000941 	.word	0x08000941
        case INIT:
            // Khởi tạo trạng thái đầu tiên
            traffic_state = RED_GREEN;
 800088c:	4b4b      	ldr	r3, [pc, #300]	; (80009bc <fsm_normal_mode+0x198>)
 800088e:	2201      	movs	r2, #1
 8000890:	701a      	strb	r2, [r3, #0]
            counter_road1 = duration_RED;
 8000892:	4b47      	ldr	r3, [pc, #284]	; (80009b0 <fsm_normal_mode+0x18c>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a4a      	ldr	r2, [pc, #296]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000898:	6013      	str	r3, [r2, #0]
            counter_road2 = duration_GREEN;
 800089a:	4b4a      	ldr	r3, [pc, #296]	; (80009c4 <fsm_normal_mode+0x1a0>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a4a      	ldr	r2, [pc, #296]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008a0:	6013      	str	r3, [r2, #0]
            break;
 80008a2:	e06e      	b.n	8000982 <fsm_normal_mode+0x15e>

        case RED_GREEN:
            // Đường 1: ĐỎ, Đường 2: XANH
            counter_road1--;
 80008a4:	4b46      	ldr	r3, [pc, #280]	; (80009c0 <fsm_normal_mode+0x19c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	3b01      	subs	r3, #1
 80008aa:	4a45      	ldr	r2, [pc, #276]	; (80009c0 <fsm_normal_mode+0x19c>)
 80008ac:	6013      	str	r3, [r2, #0]
            counter_road2--;
 80008ae:	4b46      	ldr	r3, [pc, #280]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	4a44      	ldr	r2, [pc, #272]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008b6:	6013      	str	r3, [r2, #0]

            if(counter_road2 <= 0) {
 80008b8:	4b43      	ldr	r3, [pc, #268]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	dc59      	bgt.n	8000974 <fsm_normal_mode+0x150>
                traffic_state = RED_AMBER;
 80008c0:	4b3e      	ldr	r3, [pc, #248]	; (80009bc <fsm_normal_mode+0x198>)
 80008c2:	2202      	movs	r2, #2
 80008c4:	701a      	strb	r2, [r3, #0]
                counter_road1 = duration_AMBER;
 80008c6:	4b41      	ldr	r3, [pc, #260]	; (80009cc <fsm_normal_mode+0x1a8>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a3d      	ldr	r2, [pc, #244]	; (80009c0 <fsm_normal_mode+0x19c>)
 80008cc:	6013      	str	r3, [r2, #0]
                counter_road2 = duration_AMBER;
 80008ce:	4b3f      	ldr	r3, [pc, #252]	; (80009cc <fsm_normal_mode+0x1a8>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a3d      	ldr	r2, [pc, #244]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008d4:	6013      	str	r3, [r2, #0]
            }
            break;
 80008d6:	e04d      	b.n	8000974 <fsm_normal_mode+0x150>

        case RED_AMBER:
            // Đường 1: ĐỎ, Đường 2: VÀNG
            counter_road1--;
 80008d8:	4b39      	ldr	r3, [pc, #228]	; (80009c0 <fsm_normal_mode+0x19c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	3b01      	subs	r3, #1
 80008de:	4a38      	ldr	r2, [pc, #224]	; (80009c0 <fsm_normal_mode+0x19c>)
 80008e0:	6013      	str	r3, [r2, #0]
            counter_road2--;
 80008e2:	4b39      	ldr	r3, [pc, #228]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	4a37      	ldr	r2, [pc, #220]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008ea:	6013      	str	r3, [r2, #0]

            if(counter_road2 <= 0) {
 80008ec:	4b36      	ldr	r3, [pc, #216]	; (80009c8 <fsm_normal_mode+0x1a4>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	dc41      	bgt.n	8000978 <fsm_normal_mode+0x154>
                traffic_state = GREEN_RED;
 80008f4:	4b31      	ldr	r3, [pc, #196]	; (80009bc <fsm_normal_mode+0x198>)
 80008f6:	2203      	movs	r2, #3
 80008f8:	701a      	strb	r2, [r3, #0]
                counter_road1 = duration_GREEN;
 80008fa:	4b32      	ldr	r3, [pc, #200]	; (80009c4 <fsm_normal_mode+0x1a0>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a30      	ldr	r2, [pc, #192]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000900:	6013      	str	r3, [r2, #0]
                counter_road2 = duration_RED;
 8000902:	4b2b      	ldr	r3, [pc, #172]	; (80009b0 <fsm_normal_mode+0x18c>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a30      	ldr	r2, [pc, #192]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000908:	6013      	str	r3, [r2, #0]
            }
            break;
 800090a:	e035      	b.n	8000978 <fsm_normal_mode+0x154>

        case GREEN_RED:
            // Đường 1: XANH, Đường 2: ĐỎ
            counter_road1--;
 800090c:	4b2c      	ldr	r3, [pc, #176]	; (80009c0 <fsm_normal_mode+0x19c>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3b01      	subs	r3, #1
 8000912:	4a2b      	ldr	r2, [pc, #172]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000914:	6013      	str	r3, [r2, #0]
            counter_road2--;
 8000916:	4b2c      	ldr	r3, [pc, #176]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	3b01      	subs	r3, #1
 800091c:	4a2a      	ldr	r2, [pc, #168]	; (80009c8 <fsm_normal_mode+0x1a4>)
 800091e:	6013      	str	r3, [r2, #0]

            if(counter_road1 <= 0) {
 8000920:	4b27      	ldr	r3, [pc, #156]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	dc29      	bgt.n	800097c <fsm_normal_mode+0x158>
                traffic_state = AMBER_RED;
 8000928:	4b24      	ldr	r3, [pc, #144]	; (80009bc <fsm_normal_mode+0x198>)
 800092a:	2204      	movs	r2, #4
 800092c:	701a      	strb	r2, [r3, #0]
                counter_road1 = duration_AMBER;
 800092e:	4b27      	ldr	r3, [pc, #156]	; (80009cc <fsm_normal_mode+0x1a8>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a23      	ldr	r2, [pc, #140]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000934:	6013      	str	r3, [r2, #0]
                counter_road2 = duration_AMBER;
 8000936:	4b25      	ldr	r3, [pc, #148]	; (80009cc <fsm_normal_mode+0x1a8>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a23      	ldr	r2, [pc, #140]	; (80009c8 <fsm_normal_mode+0x1a4>)
 800093c:	6013      	str	r3, [r2, #0]
            }
            break;
 800093e:	e01d      	b.n	800097c <fsm_normal_mode+0x158>

        case AMBER_RED:
            // Đường 1: VÀNG, Đường 2: ĐỎ
            counter_road1--;
 8000940:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	3b01      	subs	r3, #1
 8000946:	4a1e      	ldr	r2, [pc, #120]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000948:	6013      	str	r3, [r2, #0]
            counter_road2--;
 800094a:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <fsm_normal_mode+0x1a4>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	3b01      	subs	r3, #1
 8000950:	4a1d      	ldr	r2, [pc, #116]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000952:	6013      	str	r3, [r2, #0]

            if(counter_road2 <= 0) {
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	dc11      	bgt.n	8000980 <fsm_normal_mode+0x15c>
                traffic_state = RED_GREEN;
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <fsm_normal_mode+0x198>)
 800095e:	2201      	movs	r2, #1
 8000960:	701a      	strb	r2, [r3, #0]
                counter_road1 = duration_RED;
 8000962:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <fsm_normal_mode+0x18c>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000968:	6013      	str	r3, [r2, #0]
                counter_road2 = duration_GREEN;
 800096a:	4b16      	ldr	r3, [pc, #88]	; (80009c4 <fsm_normal_mode+0x1a0>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a16      	ldr	r2, [pc, #88]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000970:	6013      	str	r3, [r2, #0]
            }
            break;
 8000972:	e005      	b.n	8000980 <fsm_normal_mode+0x15c>
            break;
 8000974:	bf00      	nop
 8000976:	e004      	b.n	8000982 <fsm_normal_mode+0x15e>
            break;
 8000978:	bf00      	nop
 800097a:	e002      	b.n	8000982 <fsm_normal_mode+0x15e>
            break;
 800097c:	bf00      	nop
 800097e:	e000      	b.n	8000982 <fsm_normal_mode+0x15e>
            break;
 8000980:	bf00      	nop
    }

    // Ngăn bộ đếm âm
    if(counter_road1 < 0) counter_road1 = 0;
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <fsm_normal_mode+0x19c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da02      	bge.n	8000990 <fsm_normal_mode+0x16c>
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <fsm_normal_mode+0x19c>)
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
    if(counter_road2 < 0) counter_road2 = 0;
 8000990:	4b0d      	ldr	r3, [pc, #52]	; (80009c8 <fsm_normal_mode+0x1a4>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	da04      	bge.n	80009a2 <fsm_normal_mode+0x17e>
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <fsm_normal_mode+0x1a4>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e000      	b.n	80009a2 <fsm_normal_mode+0x17e>
        return;  // Chưa đủ thời gian
 80009a0:	bf00      	nop
}
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	200000c8 	.word	0x200000c8
 80009a8:	200000c4 	.word	0x200000c4
 80009ac:	2000004c 	.word	0x2000004c
 80009b0:	20000040 	.word	0x20000040
 80009b4:	20000094 	.word	0x20000094
 80009b8:	20000090 	.word	0x20000090
 80009bc:	200000a0 	.word	0x200000a0
 80009c0:	20000098 	.word	0x20000098
 80009c4:	20000048 	.word	0x20000048
 80009c8:	2000009c 	.word	0x2000009c
 80009cc:	20000044 	.word	0x20000044

080009d0 <fsm_red_modify_mode>:
 * - Nút MODE: Chuyển sang CHẾ ĐỘ 3 (điều chỉnh VÀNG)
 * - Nút MODIFY: Tăng temp_duration (1→99→1)
 * - Nút SET: Lưu và tự động điều chỉnh thời gian khác
 */
void fsm_red_modify_mode(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
    // Nút MODE - chuyển sang điều chỉnh VÀNG
    if(currState[0] == BTN_PRESS && prevState[0] == BTN_RELEASE) {
 80009d4:	4b1f      	ldr	r3, [pc, #124]	; (8000a54 <fsm_red_modify_mode+0x84>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d10b      	bne.n	80009f4 <fsm_red_modify_mode+0x24>
 80009dc:	4b1e      	ldr	r3, [pc, #120]	; (8000a58 <fsm_red_modify_mode+0x88>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d107      	bne.n	80009f4 <fsm_red_modify_mode+0x24>
        current_mode = MODE_3_AMBER_MODIFY;
 80009e4:	4b1d      	ldr	r3, [pc, #116]	; (8000a5c <fsm_red_modify_mode+0x8c>)
 80009e6:	2203      	movs	r2, #3
 80009e8:	701a      	strb	r2, [r3, #0]
        temp_duration = duration_AMBER;
 80009ea:	4b1d      	ldr	r3, [pc, #116]	; (8000a60 <fsm_red_modify_mode+0x90>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a1d      	ldr	r2, [pc, #116]	; (8000a64 <fsm_red_modify_mode+0x94>)
 80009f0:	6013      	str	r3, [r2, #0]
        return;
 80009f2:	e02e      	b.n	8000a52 <fsm_red_modify_mode+0x82>
    }

    // Nút MODIFY - tăng giá trị
    if(currState[1] == BTN_PRESS && prevState[1] == BTN_RELEASE) {
 80009f4:	4b17      	ldr	r3, [pc, #92]	; (8000a54 <fsm_red_modify_mode+0x84>)
 80009f6:	785b      	ldrb	r3, [r3, #1]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d10f      	bne.n	8000a1c <fsm_red_modify_mode+0x4c>
 80009fc:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <fsm_red_modify_mode+0x88>)
 80009fe:	785b      	ldrb	r3, [r3, #1]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d10b      	bne.n	8000a1c <fsm_red_modify_mode+0x4c>
        temp_duration++;
 8000a04:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <fsm_red_modify_mode+0x94>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	4a16      	ldr	r2, [pc, #88]	; (8000a64 <fsm_red_modify_mode+0x94>)
 8000a0c:	6013      	str	r3, [r2, #0]
        if(temp_duration > 99) {
 8000a0e:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <fsm_red_modify_mode+0x94>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b63      	cmp	r3, #99	; 0x63
 8000a14:	dd02      	ble.n	8000a1c <fsm_red_modify_mode+0x4c>
            temp_duration = 1;
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <fsm_red_modify_mode+0x94>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	601a      	str	r2, [r3, #0]
        }
    }

    // Nút SET - lưu và tự động điều chỉnh
    if(currState[2] == BTN_PRESS && prevState[2] == BTN_RELEASE) {
 8000a1c:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <fsm_red_modify_mode+0x84>)
 8000a1e:	789b      	ldrb	r3, [r3, #2]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d113      	bne.n	8000a4c <fsm_red_modify_mode+0x7c>
 8000a24:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <fsm_red_modify_mode+0x88>)
 8000a26:	789b      	ldrb	r3, [r3, #2]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d10f      	bne.n	8000a4c <fsm_red_modify_mode+0x7c>
        duration_RED = temp_duration;
 8000a2c:	4b0d      	ldr	r3, [pc, #52]	; (8000a64 <fsm_red_modify_mode+0x94>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a0d      	ldr	r2, [pc, #52]	; (8000a68 <fsm_red_modify_mode+0x98>)
 8000a32:	6013      	str	r3, [r2, #0]
        auto_adjust_duration(0);  // 0 = ĐỎ đã được sửa
 8000a34:	2000      	movs	r0, #0
 8000a36:	f000 f8bb 	bl	8000bb0 <auto_adjust_duration>
        current_mode = MODE_1_NORMAL;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <fsm_red_modify_mode+0x8c>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	701a      	strb	r2, [r3, #0]
        traffic_state = INIT;
 8000a40:	4b0a      	ldr	r3, [pc, #40]	; (8000a6c <fsm_red_modify_mode+0x9c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
        turn_off_all_leds();
 8000a46:	f000 f9ed 	bl	8000e24 <turn_off_all_leds>
        return;
 8000a4a:	e002      	b.n	8000a52 <fsm_red_modify_mode+0x82>
    }

    // Nhấp nháy LED ĐỎ
    handle_led_blinking(0);  // 0 = ĐỎ
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f000 fae3 	bl	8001018 <handle_led_blinking>
}
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200000c8 	.word	0x200000c8
 8000a58:	200000c4 	.word	0x200000c4
 8000a5c:	2000004c 	.word	0x2000004c
 8000a60:	20000044 	.word	0x20000044
 8000a64:	20000094 	.word	0x20000094
 8000a68:	20000040 	.word	0x20000040
 8000a6c:	200000a0 	.word	0x200000a0

08000a70 <fsm_amber_modify_mode>:
 * - Nút MODE: Chuyển sang CHẾ ĐỘ 4 (điều chỉnh XANH)
 * - Nút MODIFY: Tăng temp_duration
 * - Nút SET: Lưu và tự động điều chỉnh
 */
void fsm_amber_modify_mode(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
    // Nút MODE - chuyển sang điều chỉnh XANH
    if(currState[0] == BTN_PRESS && prevState[0] == BTN_RELEASE) {
 8000a74:	4b1f      	ldr	r3, [pc, #124]	; (8000af4 <fsm_amber_modify_mode+0x84>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d10b      	bne.n	8000a94 <fsm_amber_modify_mode+0x24>
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <fsm_amber_modify_mode+0x88>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d107      	bne.n	8000a94 <fsm_amber_modify_mode+0x24>
        current_mode = MODE_4_GREEN_MODIFY;
 8000a84:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <fsm_amber_modify_mode+0x8c>)
 8000a86:	2204      	movs	r2, #4
 8000a88:	701a      	strb	r2, [r3, #0]
        temp_duration = duration_GREEN;
 8000a8a:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <fsm_amber_modify_mode+0x90>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4a1d      	ldr	r2, [pc, #116]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000a90:	6013      	str	r3, [r2, #0]
        return;
 8000a92:	e02e      	b.n	8000af2 <fsm_amber_modify_mode+0x82>
    }

    // Nút MODIFY - tăng giá trị
    if(currState[1] == BTN_PRESS && prevState[1] == BTN_RELEASE) {
 8000a94:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <fsm_amber_modify_mode+0x84>)
 8000a96:	785b      	ldrb	r3, [r3, #1]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d10f      	bne.n	8000abc <fsm_amber_modify_mode+0x4c>
 8000a9c:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <fsm_amber_modify_mode+0x88>)
 8000a9e:	785b      	ldrb	r3, [r3, #1]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d10b      	bne.n	8000abc <fsm_amber_modify_mode+0x4c>
        temp_duration++;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	4a16      	ldr	r2, [pc, #88]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000aac:	6013      	str	r3, [r2, #0]
        if(temp_duration > 99) temp_duration = 1;
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	2b63      	cmp	r3, #99	; 0x63
 8000ab4:	dd02      	ble.n	8000abc <fsm_amber_modify_mode+0x4c>
 8000ab6:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	601a      	str	r2, [r3, #0]
    }

    // Nút SET - lưu và tự động điều chỉnh
    if(currState[2] == BTN_PRESS && prevState[2] == BTN_RELEASE) {
 8000abc:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <fsm_amber_modify_mode+0x84>)
 8000abe:	789b      	ldrb	r3, [r3, #2]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d113      	bne.n	8000aec <fsm_amber_modify_mode+0x7c>
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <fsm_amber_modify_mode+0x88>)
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d10f      	bne.n	8000aec <fsm_amber_modify_mode+0x7c>
        duration_AMBER = temp_duration;
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <fsm_amber_modify_mode+0x94>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	; (8000b08 <fsm_amber_modify_mode+0x98>)
 8000ad2:	6013      	str	r3, [r2, #0]
        auto_adjust_duration(1);  // 1 = VÀNG đã được sửa
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f000 f86b 	bl	8000bb0 <auto_adjust_duration>
        current_mode = MODE_1_NORMAL;
 8000ada:	4b08      	ldr	r3, [pc, #32]	; (8000afc <fsm_amber_modify_mode+0x8c>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
        traffic_state = INIT;
 8000ae0:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <fsm_amber_modify_mode+0x9c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
        turn_off_all_leds();
 8000ae6:	f000 f99d 	bl	8000e24 <turn_off_all_leds>
        return;
 8000aea:	e002      	b.n	8000af2 <fsm_amber_modify_mode+0x82>
    }

    // Nhấp nháy LED VÀNG
    handle_led_blinking(1);  // 1 = VÀNG
 8000aec:	2001      	movs	r0, #1
 8000aee:	f000 fa93 	bl	8001018 <handle_led_blinking>
}
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	200000c8 	.word	0x200000c8
 8000af8:	200000c4 	.word	0x200000c4
 8000afc:	2000004c 	.word	0x2000004c
 8000b00:	20000048 	.word	0x20000048
 8000b04:	20000094 	.word	0x20000094
 8000b08:	20000044 	.word	0x20000044
 8000b0c:	200000a0 	.word	0x200000a0

08000b10 <fsm_green_modify_mode>:
 * - Nút MODE: Quay về CHẾ ĐỘ 1 (không lưu)
 * - Nút MODIFY: Tăng temp_duration
 * - Nút SET: Lưu và tự động điều chỉnh
 */
void fsm_green_modify_mode(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
    // Nút MODE - quay về chế độ tự động (không lưu)
    if(currState[0] == BTN_PRESS && prevState[0] == BTN_RELEASE) {
 8000b14:	4b20      	ldr	r3, [pc, #128]	; (8000b98 <fsm_green_modify_mode+0x88>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d10c      	bne.n	8000b36 <fsm_green_modify_mode+0x26>
 8000b1c:	4b1f      	ldr	r3, [pc, #124]	; (8000b9c <fsm_green_modify_mode+0x8c>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d108      	bne.n	8000b36 <fsm_green_modify_mode+0x26>
        current_mode = MODE_1_NORMAL;
 8000b24:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <fsm_green_modify_mode+0x90>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
        traffic_state = INIT;
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <fsm_green_modify_mode+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	701a      	strb	r2, [r3, #0]
        turn_off_all_leds();
 8000b30:	f000 f978 	bl	8000e24 <turn_off_all_leds>
        return;
 8000b34:	e02e      	b.n	8000b94 <fsm_green_modify_mode+0x84>
    }

    // Nút MODIFY - tăng giá trị
    if(currState[1] == BTN_PRESS && prevState[1] == BTN_RELEASE) {
 8000b36:	4b18      	ldr	r3, [pc, #96]	; (8000b98 <fsm_green_modify_mode+0x88>)
 8000b38:	785b      	ldrb	r3, [r3, #1]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d10f      	bne.n	8000b5e <fsm_green_modify_mode+0x4e>
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <fsm_green_modify_mode+0x8c>)
 8000b40:	785b      	ldrb	r3, [r3, #1]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d10b      	bne.n	8000b5e <fsm_green_modify_mode+0x4e>
        temp_duration++;
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <fsm_green_modify_mode+0x98>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	4a16      	ldr	r2, [pc, #88]	; (8000ba8 <fsm_green_modify_mode+0x98>)
 8000b4e:	6013      	str	r3, [r2, #0]
        if(temp_duration > 99) temp_duration = 1;
 8000b50:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <fsm_green_modify_mode+0x98>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b63      	cmp	r3, #99	; 0x63
 8000b56:	dd02      	ble.n	8000b5e <fsm_green_modify_mode+0x4e>
 8000b58:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <fsm_green_modify_mode+0x98>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	601a      	str	r2, [r3, #0]
    }

    // Nút SET - lưu và tự động điều chỉnh
    if(currState[2] == BTN_PRESS && prevState[2] == BTN_RELEASE) {
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <fsm_green_modify_mode+0x88>)
 8000b60:	789b      	ldrb	r3, [r3, #2]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d113      	bne.n	8000b8e <fsm_green_modify_mode+0x7e>
 8000b66:	4b0d      	ldr	r3, [pc, #52]	; (8000b9c <fsm_green_modify_mode+0x8c>)
 8000b68:	789b      	ldrb	r3, [r3, #2]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d10f      	bne.n	8000b8e <fsm_green_modify_mode+0x7e>
        duration_GREEN = temp_duration;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <fsm_green_modify_mode+0x98>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a0e      	ldr	r2, [pc, #56]	; (8000bac <fsm_green_modify_mode+0x9c>)
 8000b74:	6013      	str	r3, [r2, #0]
        auto_adjust_duration(2);  // 2 = XANH đã được sửa
 8000b76:	2002      	movs	r0, #2
 8000b78:	f000 f81a 	bl	8000bb0 <auto_adjust_duration>
        current_mode = MODE_1_NORMAL;
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <fsm_green_modify_mode+0x90>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
        traffic_state = INIT;
 8000b82:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <fsm_green_modify_mode+0x94>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	701a      	strb	r2, [r3, #0]
        turn_off_all_leds();
 8000b88:	f000 f94c 	bl	8000e24 <turn_off_all_leds>
        return;
 8000b8c:	e002      	b.n	8000b94 <fsm_green_modify_mode+0x84>
    }

    // Nhấp nháy LED XANH
    handle_led_blinking(2);  // 2 = XANH
 8000b8e:	2002      	movs	r0, #2
 8000b90:	f000 fa42 	bl	8001018 <handle_led_blinking>
}
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	200000c8 	.word	0x200000c8
 8000b9c:	200000c4 	.word	0x200000c4
 8000ba0:	2000004c 	.word	0x2000004c
 8000ba4:	200000a0 	.word	0x200000a0
 8000ba8:	20000094 	.word	0x20000094
 8000bac:	20000048 	.word	0x20000048

08000bb0 <auto_adjust_duration>:
 *   0: Không cần điều chỉnh (đã hợp lệ)
 *
 * MẶC ĐỊNH KHI RESET: ĐỎ=5, XANH=3, VÀNG=2
 */
int auto_adjust_duration(int modified_light)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
    // Kiểm tra nếu ràng buộc đã được thỏa mãn
    if(duration_RED == (duration_GREEN + duration_AMBER)) {
 8000bb8:	4b57      	ldr	r3, [pc, #348]	; (8000d18 <auto_adjust_duration+0x168>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b57      	ldr	r3, [pc, #348]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	441a      	add	r2, r3
 8000bc2:	4b57      	ldr	r3, [pc, #348]	; (8000d20 <auto_adjust_duration+0x170>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	429a      	cmp	r2, r3
 8000bc8:	d101      	bne.n	8000bce <auto_adjust_duration+0x1e>
        return 0;  // Không cần điều chỉnh
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e09e      	b.n	8000d0c <auto_adjust_duration+0x15c>
    }

    switch(modified_light) {
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d073      	beq.n	8000cbc <auto_adjust_duration+0x10c>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	f300 8097 	bgt.w	8000d0a <auto_adjust_duration+0x15a>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d003      	beq.n	8000bea <auto_adjust_duration+0x3a>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d02f      	beq.n	8000c48 <auto_adjust_duration+0x98>
 8000be8:	e08f      	b.n	8000d0a <auto_adjust_duration+0x15a>
        case 0:  // ĐỎ đã được sửa
            // Chiến lược: Giữ VÀNG, tính XANH
            duration_GREEN = duration_RED - duration_AMBER;
 8000bea:	4b4d      	ldr	r3, [pc, #308]	; (8000d20 <auto_adjust_duration+0x170>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	4b4b      	ldr	r3, [pc, #300]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	4a48      	ldr	r2, [pc, #288]	; (8000d18 <auto_adjust_duration+0x168>)
 8000bf6:	6013      	str	r3, [r2, #0]

            // Kiểm tra XANH hợp lệ
            if(duration_GREEN < 1 || duration_GREEN > 99) {
 8000bf8:	4b47      	ldr	r3, [pc, #284]	; (8000d18 <auto_adjust_duration+0x168>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	dd03      	ble.n	8000c08 <auto_adjust_duration+0x58>
 8000c00:	4b45      	ldr	r3, [pc, #276]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b63      	cmp	r3, #99	; 0x63
 8000c06:	dd7b      	ble.n	8000d00 <auto_adjust_duration+0x150>
                duration_GREEN = duration_RED - duration_AMBER;
 8000c08:	4b45      	ldr	r3, [pc, #276]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b43      	ldr	r3, [pc, #268]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	4a41      	ldr	r2, [pc, #260]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c14:	6013      	str	r3, [r2, #0]
                duration_AMBER = duration_RED - duration_GREEN;
 8000c16:	4b42      	ldr	r3, [pc, #264]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	4b3f      	ldr	r3, [pc, #252]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	4a3e      	ldr	r2, [pc, #248]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c22:	6013      	str	r3, [r2, #0]

                // Kiểm tra VÀNG hợp lệ
                if(duration_AMBER < 1 || duration_AMBER > 99) {
 8000c24:	4b3d      	ldr	r3, [pc, #244]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	dd03      	ble.n	8000c34 <auto_adjust_duration+0x84>
 8000c2c:	4b3b      	ldr	r3, [pc, #236]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b63      	cmp	r3, #99	; 0x63
 8000c32:	dd65      	ble.n	8000d00 <auto_adjust_duration+0x150>
                    // Reset về mặc định
                    duration_RED = 5;
 8000c34:	4b3a      	ldr	r3, [pc, #232]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c36:	2205      	movs	r2, #5
 8000c38:	601a      	str	r2, [r3, #0]
                    duration_GREEN = 3;
 8000c3a:	4b37      	ldr	r3, [pc, #220]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	601a      	str	r2, [r3, #0]
                    duration_AMBER = 2;
 8000c40:	4b36      	ldr	r3, [pc, #216]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c42:	2202      	movs	r2, #2
 8000c44:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8000c46:	e05b      	b.n	8000d00 <auto_adjust_duration+0x150>

        case 1:  // VÀNG đã được sửa
            // Chiến lược: XANH = VÀNG + 4, ĐỎ = XANH + VÀNG
            duration_GREEN = duration_AMBER + 4;
 8000c48:	4b34      	ldr	r3, [pc, #208]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	4a32      	ldr	r2, [pc, #200]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c50:	6013      	str	r3, [r2, #0]
            duration_RED = duration_GREEN + duration_AMBER;
 8000c52:	4b31      	ldr	r3, [pc, #196]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	4b31      	ldr	r3, [pc, #196]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4a30      	ldr	r2, [pc, #192]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c5e:	6013      	str	r3, [r2, #0]

            // Kiểm tra nếu ĐỎ vượt giới hạn
            if(duration_RED > 99) {
 8000c60:	4b2f      	ldr	r3, [pc, #188]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b63      	cmp	r3, #99	; 0x63
 8000c66:	dd17      	ble.n	8000c98 <auto_adjust_duration+0xe8>
                // Điều chỉnh để nằm trong giới hạn
                duration_AMBER = (99 - 3) / 2;  // = 48
 8000c68:	4b2c      	ldr	r3, [pc, #176]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c6a:	2230      	movs	r2, #48	; 0x30
 8000c6c:	601a      	str	r2, [r3, #0]
                duration_GREEN = duration_AMBER + 3;  // = 51
 8000c6e:	4b2b      	ldr	r3, [pc, #172]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	3303      	adds	r3, #3
 8000c74:	4a28      	ldr	r2, [pc, #160]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c76:	6013      	str	r3, [r2, #0]
                duration_RED = 99;
 8000c78:	4b29      	ldr	r3, [pc, #164]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c7a:	2263      	movs	r2, #99	; 0x63
 8000c7c:	601a      	str	r2, [r3, #0]

                if(duration_AMBER < 1) {
 8000c7e:	4b27      	ldr	r3, [pc, #156]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	dc08      	bgt.n	8000c98 <auto_adjust_duration+0xe8>
                    // Reset nếu không hợp lệ
                    duration_RED = 5;
 8000c86:	4b26      	ldr	r3, [pc, #152]	; (8000d20 <auto_adjust_duration+0x170>)
 8000c88:	2205      	movs	r2, #5
 8000c8a:	601a      	str	r2, [r3, #0]
                    duration_GREEN = 3;
 8000c8c:	4b22      	ldr	r3, [pc, #136]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c8e:	2203      	movs	r2, #3
 8000c90:	601a      	str	r2, [r3, #0]
                    duration_AMBER = 2;
 8000c92:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000c94:	2202      	movs	r2, #2
 8000c96:	601a      	str	r2, [r3, #0]
                }
            }

            // Kiểm tra XANH hợp lệ
            if(duration_GREEN < 1 || duration_GREEN > 99) {
 8000c98:	4b1f      	ldr	r3, [pc, #124]	; (8000d18 <auto_adjust_duration+0x168>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	dd03      	ble.n	8000ca8 <auto_adjust_duration+0xf8>
 8000ca0:	4b1d      	ldr	r3, [pc, #116]	; (8000d18 <auto_adjust_duration+0x168>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b63      	cmp	r3, #99	; 0x63
 8000ca6:	dd2d      	ble.n	8000d04 <auto_adjust_duration+0x154>
                duration_RED = 5;
 8000ca8:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <auto_adjust_duration+0x170>)
 8000caa:	2205      	movs	r2, #5
 8000cac:	601a      	str	r2, [r3, #0]
                duration_GREEN = 3;
 8000cae:	4b1a      	ldr	r3, [pc, #104]	; (8000d18 <auto_adjust_duration+0x168>)
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	601a      	str	r2, [r3, #0]
                duration_AMBER = 2;
 8000cb4:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	601a      	str	r2, [r3, #0]
            }
            break;
 8000cba:	e023      	b.n	8000d04 <auto_adjust_duration+0x154>

        case 2:  // XANH đã được sửa
            // Chiến lược: Giữ VÀNG, tính ĐỎ
            duration_RED = duration_GREEN + duration_AMBER;
 8000cbc:	4b16      	ldr	r3, [pc, #88]	; (8000d18 <auto_adjust_duration+0x168>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b16      	ldr	r3, [pc, #88]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	4a16      	ldr	r2, [pc, #88]	; (8000d20 <auto_adjust_duration+0x170>)
 8000cc8:	6013      	str	r3, [r2, #0]

            // Kiểm tra nếu ĐỎ vượt giới hạn
            if(duration_RED > 99) {
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <auto_adjust_duration+0x170>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2b63      	cmp	r3, #99	; 0x63
 8000cd0:	dd1a      	ble.n	8000d08 <auto_adjust_duration+0x158>
                // Giảm VÀNG để vừa
                duration_AMBER = 99 - duration_GREEN;
 8000cd2:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <auto_adjust_duration+0x168>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f1c3 0363 	rsb	r3, r3, #99	; 0x63
 8000cda:	4a10      	ldr	r2, [pc, #64]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000cdc:	6013      	str	r3, [r2, #0]
                duration_RED = 99;
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <auto_adjust_duration+0x170>)
 8000ce0:	2263      	movs	r2, #99	; 0x63
 8000ce2:	601a      	str	r2, [r3, #0]

                // Kiểm tra VÀNG hợp lệ
                if(duration_AMBER < 1) {
 8000ce4:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	dc0d      	bgt.n	8000d08 <auto_adjust_duration+0x158>
                    // Reset nếu không hợp lệ
                    duration_RED = 5;
 8000cec:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <auto_adjust_duration+0x170>)
 8000cee:	2205      	movs	r2, #5
 8000cf0:	601a      	str	r2, [r3, #0]
                    duration_GREEN = 3;
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <auto_adjust_duration+0x168>)
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	601a      	str	r2, [r3, #0]
                    duration_AMBER = 2;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <auto_adjust_duration+0x16c>)
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 8000cfe:	e003      	b.n	8000d08 <auto_adjust_duration+0x158>
            break;
 8000d00:	bf00      	nop
 8000d02:	e002      	b.n	8000d0a <auto_adjust_duration+0x15a>
            break;
 8000d04:	bf00      	nop
 8000d06:	e000      	b.n	8000d0a <auto_adjust_duration+0x15a>
            break;
 8000d08:	bf00      	nop
    }

    return 1;  // Hoàn thành điều chỉnh
 8000d0a:	2301      	movs	r3, #1
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000048 	.word	0x20000048
 8000d1c:	20000044 	.word	0x20000044
 8000d20:	20000040 	.word	0x20000040

08000d24 <update_led_display>:
 * - MODE 2/3/4: Hiển thị LED nhấp nháy dựa trên các flag
 *
 * Được gọi: Liên tục trong vòng lặp chính hoặc từ timer
 */
void update_led_display(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
    // ============ CHẾ ĐỘ HOẠT ĐỘNG BÌNH THƯỜNG ============
    if (current_mode == MODE_1_NORMAL)
 8000d28:	4b39      	ldr	r3, [pc, #228]	; (8000e10 <update_led_display+0xec>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d148      	bne.n	8000dc2 <update_led_display+0x9e>
    {
        // Hiển thị đèn giao thông theo trạng thái finite state machine

        switch (traffic_state)
 8000d30:	4b38      	ldr	r3, [pc, #224]	; (8000e14 <update_led_display+0xf0>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b04      	cmp	r3, #4
 8000d36:	d869      	bhi.n	8000e0c <update_led_display+0xe8>
 8000d38:	a201      	add	r2, pc, #4	; (adr r2, 8000d40 <update_led_display+0x1c>)
 8000d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d3e:	bf00      	nop
 8000d40:	08000d55 	.word	0x08000d55
 8000d44:	08000d5b 	.word	0x08000d5b
 8000d48:	08000d75 	.word	0x08000d75
 8000d4c:	08000d8f 	.word	0x08000d8f
 8000d50:	08000da9 	.word	0x08000da9
        {
        case INIT:               // Trạng thái khởi tạo
            turn_off_all_leds(); // Tắt hết tất cả LED
 8000d54:	f000 f866 	bl	8000e24 <turn_off_all_leds>
            break;
 8000d58:	e058      	b.n	8000e0c <update_led_display+0xe8>

        case RED_GREEN:                  // Đường 1: ĐỎ, Đường 2: XANH
            set_traffic_led(0, 1, 0, 0); // Đường 1: chỉ đỏ sáng
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2101      	movs	r1, #1
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 f885 	bl	8000e70 <set_traffic_led>
            set_traffic_led(1, 0, 0, 1); // Đường 2: chỉ xanh sáng
 8000d66:	2301      	movs	r3, #1
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f000 f87f 	bl	8000e70 <set_traffic_led>
            break;
 8000d72:	e04b      	b.n	8000e0c <update_led_display+0xe8>

        case RED_AMBER:                  // Đường 1: ĐỎ, Đường 2: VÀNG
            set_traffic_led(0, 1, 0, 0); // Đường 1: chỉ đỏ sáng
 8000d74:	2300      	movs	r3, #0
 8000d76:	2200      	movs	r2, #0
 8000d78:	2101      	movs	r1, #1
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 f878 	bl	8000e70 <set_traffic_led>
            set_traffic_led(1, 0, 1, 0); // Đường 2: chỉ vàng sáng
 8000d80:	2300      	movs	r3, #0
 8000d82:	2201      	movs	r2, #1
 8000d84:	2100      	movs	r1, #0
 8000d86:	2001      	movs	r0, #1
 8000d88:	f000 f872 	bl	8000e70 <set_traffic_led>
            break;
 8000d8c:	e03e      	b.n	8000e0c <update_led_display+0xe8>

        case GREEN_RED:                  // Đường 1: XANH, Đường 2: ĐỎ
            set_traffic_led(0, 0, 0, 1); // Đường 1: chỉ xanh sáng
 8000d8e:	2301      	movs	r3, #1
 8000d90:	2200      	movs	r2, #0
 8000d92:	2100      	movs	r1, #0
 8000d94:	2000      	movs	r0, #0
 8000d96:	f000 f86b 	bl	8000e70 <set_traffic_led>
            set_traffic_led(1, 1, 0, 0); // Đường 2: chỉ đỏ sáng
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2101      	movs	r1, #1
 8000da0:	2001      	movs	r0, #1
 8000da2:	f000 f865 	bl	8000e70 <set_traffic_led>
            break;
 8000da6:	e031      	b.n	8000e0c <update_led_display+0xe8>

        case AMBER_RED:                  // Đường 1: VÀNG, Đường 2: ĐỎ
            set_traffic_led(0, 0, 1, 0); // Đường 1: chỉ vàng sáng
 8000da8:	2300      	movs	r3, #0
 8000daa:	2201      	movs	r2, #1
 8000dac:	2100      	movs	r1, #0
 8000dae:	2000      	movs	r0, #0
 8000db0:	f000 f85e 	bl	8000e70 <set_traffic_led>
            set_traffic_led(1, 1, 0, 0); // Đường 2: chỉ đỏ sáng
 8000db4:	2300      	movs	r3, #0
 8000db6:	2200      	movs	r2, #0
 8000db8:	2101      	movs	r1, #1
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f000 f858 	bl	8000e70 <set_traffic_led>
            break;
 8000dc0:	e024      	b.n	8000e0c <update_led_display+0xe8>
    {
        // Hiển thị LED dựa trên các flag được cập nhật bởi handle_led_blinking()
        // Các flag này được thay đổi mỗi 500ms để tạo hiệu ứng nhấp nháy

        // Cập nhật đèn đỏ cả 2 đường
        displayLED_RED(flagRed[0], 0); // Đèn đỏ đường 1
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <update_led_display+0xf4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f000 f8a5 	bl	8000f18 <displayLED_RED>
        displayLED_RED(flagRed[1], 1); // Đèn đỏ đường 2
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <update_led_display+0xf4>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 f89f 	bl	8000f18 <displayLED_RED>

        // Cập nhật đèn vàng cả 2 đường
        displayLED_YELLOW(flagYellow[0], 0); // Đèn vàng đường 1
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <update_led_display+0xf8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 f8c3 	bl	8000f6c <displayLED_YELLOW>
        displayLED_YELLOW(flagYellow[1], 1); // Đèn vàng đường 2
 8000de6:	4b0d      	ldr	r3, [pc, #52]	; (8000e1c <update_led_display+0xf8>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	2101      	movs	r1, #1
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 f8bd 	bl	8000f6c <displayLED_YELLOW>

        // Cập nhật đèn xanh cả 2 đường
        displayLED_GREEN(flagGreen[0], 0); // Đèn xanh đường 1
 8000df2:	4b0b      	ldr	r3, [pc, #44]	; (8000e20 <update_led_display+0xfc>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 f8e3 	bl	8000fc4 <displayLED_GREEN>
        displayLED_GREEN(flagGreen[1], 1); // Đèn xanh đường 2
 8000dfe:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <update_led_display+0xfc>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	2101      	movs	r1, #1
 8000e04:	4618      	mov	r0, r3
 8000e06:	f000 f8dd 	bl	8000fc4 <displayLED_GREEN>
    }
}
 8000e0a:	e7ff      	b.n	8000e0c <update_led_display+0xe8>
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	2000004c 	.word	0x2000004c
 8000e14:	200000a0 	.word	0x200000a0
 8000e18:	200000ac 	.word	0x200000ac
 8000e1c:	200000bc 	.word	0x200000bc
 8000e20:	200000b4 	.word	0x200000b4

08000e24 <turn_off_all_leds>:
 * Chức năng:
 * - Tắt 6 LED của 2 đường (3 LED mỗi đường)
 * - Sử dụng khi khởi tạo hoặc chuyển trạng thái
 */
void turn_off_all_leds(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
    // Tắt LED đường 1
    HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_RESET);    // Tắt đèn đỏ 1
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	480f      	ldr	r0, [pc, #60]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e2e:	f001 f8e4 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_RESET); // Tắt đèn vàng 1
 8000e32:	2200      	movs	r2, #0
 8000e34:	2120      	movs	r1, #32
 8000e36:	480d      	ldr	r0, [pc, #52]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e38:	f001 f8df 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_RESET);  // Tắt đèn xanh 1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2110      	movs	r1, #16
 8000e40:	480a      	ldr	r0, [pc, #40]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e42:	f001 f8da 	bl	8001ffa <HAL_GPIO_WritePin>

    // Tắt LED đường 2
    HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_RESET);    // Tắt đèn đỏ 2
 8000e46:	2200      	movs	r2, #0
 8000e48:	2140      	movs	r1, #64	; 0x40
 8000e4a:	4808      	ldr	r0, [pc, #32]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e4c:	f001 f8d5 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_RESET); // Tắt đèn vàng 2
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e56:	4805      	ldr	r0, [pc, #20]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e58:	f001 f8cf 	bl	8001ffa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_RESET);  // Tắt đèn xanh 2
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2180      	movs	r1, #128	; 0x80
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <turn_off_all_leds+0x48>)
 8000e62:	f001 f8ca 	bl	8001ffa <HAL_GPIO_WritePin>
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40010800 	.word	0x40010800

08000e70 <set_traffic_led>:
 * LƯU Ý: Logic đảo ngược!
 * - Tham số = 1 (sáng) → GPIO_PIN_RESET (vì LED active LOW)
 * - Tham số = 0 (tắt) → GPIO_PIN_SET
 */
void set_traffic_led(int road, int red, int amber, int green)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
 8000e7c:	603b      	str	r3, [r7, #0]
    if (road == 0)
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d121      	bne.n	8000ec8 <set_traffic_led+0x58>
    { // ĐƯỜNG 1
        // Đèn đỏ: nếu red=1 thì RESET (sáng), nếu red=0 thì SET (tắt)
        HAL_GPIO_WritePin(GPIOA, RED1_Pin, red ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	bf0c      	ite	eq
 8000e8a:	2301      	moveq	r3, #1
 8000e8c:	2300      	movne	r3, #0
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	461a      	mov	r2, r3
 8000e92:	2108      	movs	r1, #8
 8000e94:	481f      	ldr	r0, [pc, #124]	; (8000f14 <set_traffic_led+0xa4>)
 8000e96:	f001 f8b0 	bl	8001ffa <HAL_GPIO_WritePin>

        // Đèn vàng: nếu amber=1 thì RESET (sáng), nếu amber=0 thì SET (tắt)
        HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, amber ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	bf0c      	ite	eq
 8000ea0:	2301      	moveq	r3, #1
 8000ea2:	2300      	movne	r3, #0
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	2120      	movs	r1, #32
 8000eaa:	481a      	ldr	r0, [pc, #104]	; (8000f14 <set_traffic_led+0xa4>)
 8000eac:	f001 f8a5 	bl	8001ffa <HAL_GPIO_WritePin>

        // Đèn xanh: nếu green=1 thì RESET (sáng), nếu green=0 thì SET (tắt)
        HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, green ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	bf0c      	ite	eq
 8000eb6:	2301      	moveq	r3, #1
 8000eb8:	2300      	movne	r3, #0
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	4814      	ldr	r0, [pc, #80]	; (8000f14 <set_traffic_led+0xa4>)
 8000ec2:	f001 f89a 	bl	8001ffa <HAL_GPIO_WritePin>
        // Tương tự như đường 1 nhưng dùng các chân LED của đường 2
        HAL_GPIO_WritePin(GPIOA, RED2_Pin, red ? GPIO_PIN_RESET : GPIO_PIN_SET);
        HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, amber ? GPIO_PIN_RESET : GPIO_PIN_SET);
        HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, green ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8000ec6:	e021      	b.n	8000f0c <set_traffic_led+0x9c>
        HAL_GPIO_WritePin(GPIOA, RED2_Pin, red ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	bf0c      	ite	eq
 8000ece:	2301      	moveq	r3, #1
 8000ed0:	2300      	movne	r3, #0
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	2140      	movs	r1, #64	; 0x40
 8000ed8:	480e      	ldr	r0, [pc, #56]	; (8000f14 <set_traffic_led+0xa4>)
 8000eda:	f001 f88e 	bl	8001ffa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, amber ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	bf0c      	ite	eq
 8000ee4:	2301      	moveq	r3, #1
 8000ee6:	2300      	movne	r3, #0
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef0:	4808      	ldr	r0, [pc, #32]	; (8000f14 <set_traffic_led+0xa4>)
 8000ef2:	f001 f882 	bl	8001ffa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, green ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	bf0c      	ite	eq
 8000efc:	2301      	moveq	r3, #1
 8000efe:	2300      	movne	r3, #0
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	2180      	movs	r1, #128	; 0x80
 8000f06:	4803      	ldr	r0, [pc, #12]	; (8000f14 <set_traffic_led+0xa4>)
 8000f08:	f001 f877 	bl	8001ffa <HAL_GPIO_WritePin>
}
 8000f0c:	bf00      	nop
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40010800 	.word	0x40010800

08000f18 <displayLED_RED>:
 * @param index: Chỉ số đường (0 = Đường 1, 1 = Đường 2)
 *
 * Sử dụng: Chủ yếu trong chế độ blinking (nhấp nháy)
 */
void displayLED_RED(int IS_ON, int index)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
    switch (index)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d003      	beq.n	8000f30 <displayLED_RED+0x18>
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d00c      	beq.n	8000f48 <displayLED_RED+0x30>

    case 1: // Đường 2
        HAL_GPIO_WritePin(GPIOA, RED2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
        break;
    }
}
 8000f2e:	e017      	b.n	8000f60 <displayLED_RED+0x48>
        HAL_GPIO_WritePin(GPIOA, RED1_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	bf14      	ite	ne
 8000f36:	2301      	movne	r3, #1
 8000f38:	2300      	moveq	r3, #0
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	2108      	movs	r1, #8
 8000f40:	4809      	ldr	r0, [pc, #36]	; (8000f68 <displayLED_RED+0x50>)
 8000f42:	f001 f85a 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 8000f46:	e00b      	b.n	8000f60 <displayLED_RED+0x48>
        HAL_GPIO_WritePin(GPIOA, RED2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	bf14      	ite	ne
 8000f4e:	2301      	movne	r3, #1
 8000f50:	2300      	moveq	r3, #0
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	461a      	mov	r2, r3
 8000f56:	2140      	movs	r1, #64	; 0x40
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <displayLED_RED+0x50>)
 8000f5a:	f001 f84e 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 8000f5e:	bf00      	nop
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40010800 	.word	0x40010800

08000f6c <displayLED_YELLOW>:
 *
 * @param IS_ON: Trạng thái mong muốn (1 = sáng, 0 = tắt)
 * @param index: Chỉ số đường (0 = Đường 1, 1 = Đường 2)
 */
void displayLED_YELLOW(int IS_ON, int index)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
    switch (index)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <displayLED_YELLOW+0x18>
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d00c      	beq.n	8000f9c <displayLED_YELLOW+0x30>

    case 1: // Đường 2
        HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
        break;
    }
}
 8000f82:	e018      	b.n	8000fb6 <displayLED_YELLOW+0x4a>
        HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	bf14      	ite	ne
 8000f8a:	2301      	movne	r3, #1
 8000f8c:	2300      	moveq	r3, #0
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	461a      	mov	r2, r3
 8000f92:	2120      	movs	r1, #32
 8000f94:	480a      	ldr	r0, [pc, #40]	; (8000fc0 <displayLED_YELLOW+0x54>)
 8000f96:	f001 f830 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 8000f9a:	e00c      	b.n	8000fb6 <displayLED_YELLOW+0x4a>
        HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	bf14      	ite	ne
 8000fa2:	2301      	movne	r3, #1
 8000fa4:	2300      	moveq	r3, #0
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fae:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <displayLED_YELLOW+0x54>)
 8000fb0:	f001 f823 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 8000fb4:	bf00      	nop
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40010800 	.word	0x40010800

08000fc4 <displayLED_GREEN>:
 *
 * @param IS_ON: Trạng thái mong muốn (1 = sáng, 0 = tắt)
 * @param index: Chỉ số đường (0 = Đường 1, 1 = Đường 2)
 */
void displayLED_GREEN(int IS_ON, int index)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
    switch (index)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <displayLED_GREEN+0x18>
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d00c      	beq.n	8000ff4 <displayLED_GREEN+0x30>

    case 1: // Đường 2
        HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
        break;
    }
}
 8000fda:	e017      	b.n	800100c <displayLED_GREEN+0x48>
        HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	bf14      	ite	ne
 8000fe2:	2301      	movne	r3, #1
 8000fe4:	2300      	moveq	r3, #0
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	2110      	movs	r1, #16
 8000fec:	4809      	ldr	r0, [pc, #36]	; (8001014 <displayLED_GREEN+0x50>)
 8000fee:	f001 f804 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 8000ff2:	e00b      	b.n	800100c <displayLED_GREEN+0x48>
        HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, IS_ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	bf14      	ite	ne
 8000ffa:	2301      	movne	r3, #1
 8000ffc:	2300      	moveq	r3, #0
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	2180      	movs	r1, #128	; 0x80
 8001004:	4803      	ldr	r0, [pc, #12]	; (8001014 <displayLED_GREEN+0x50>)
 8001006:	f000 fff8 	bl	8001ffa <HAL_GPIO_WritePin>
        break;
 800100a:	bf00      	nop
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40010800 	.word	0x40010800

08001018 <handle_led_blinking>:
 * - Sau 50 lần gọi (500ms) → đổi trạng thái LED
 * - Chu kỳ: 500ms sáng + 500ms tắt = 1 giây (tần số 1Hz)
 * - Chỉ LED đang được điều chỉnh mới nhấp nháy, các LED khác TẮT
 */
void handle_led_blinking(int led_type)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    // Tăng bộ đếm nhấp nháy
    blink_counter++;
 8001020:	4b2a      	ldr	r3, [pc, #168]	; (80010cc <handle_led_blinking+0xb4>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	3301      	adds	r3, #1
 8001026:	4a29      	ldr	r2, [pc, #164]	; (80010cc <handle_led_blinking+0xb4>)
 8001028:	6013      	str	r3, [r2, #0]
    // Kiểm tra đã đủ thời gian chưa (50 x 10ms = 500ms)
    if (blink_counter >= MAX_BLINK_COUNTER)
 800102a:	4b28      	ldr	r3, [pc, #160]	; (80010cc <handle_led_blinking+0xb4>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b18      	cmp	r3, #24
 8001030:	dd46      	ble.n	80010c0 <handle_led_blinking+0xa8>
    {
        // Reset bộ đếm về 0 để bắt đầu chu kỳ mới
        blink_counter = 0;
 8001032:	4b26      	ldr	r3, [pc, #152]	; (80010cc <handle_led_blinking+0xb4>)
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
        // Đảo trạng thái cờ nhấp nháy: 0→1 hoặc 1→0
        // flag_blink = 0: LED tắt trong chu kỳ này
        // flag_blink = 1: LED sáng trong chu kỳ này
        flag_blink = !flag_blink;
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <handle_led_blinking+0xb8>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	bf0c      	ite	eq
 8001040:	2301      	moveq	r3, #1
 8001042:	2300      	movne	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	461a      	mov	r2, r3
 8001048:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <handle_led_blinking+0xb8>)
 800104a:	601a      	str	r2, [r3, #0]
        // ============ BƯỚC 1: TẮT TẤT CẢ CÁC LED ============
        // Set tất cả flag = 1 (tắt) vì active LOW
        // Điều này đảm bảo chỉ có LED đang điều chỉnh mới có thể sáng
        flagRed[0] = 1;    // Tắt đèn đỏ đường 1
 800104c:	4b21      	ldr	r3, [pc, #132]	; (80010d4 <handle_led_blinking+0xbc>)
 800104e:	2201      	movs	r2, #1
 8001050:	601a      	str	r2, [r3, #0]
        flagRed[1] = 1;    // Tắt đèn đỏ đường 2
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <handle_led_blinking+0xbc>)
 8001054:	2201      	movs	r2, #1
 8001056:	605a      	str	r2, [r3, #4]
        flagGreen[0] = 1;  // Tắt đèn xanh đường 1
 8001058:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <handle_led_blinking+0xc0>)
 800105a:	2201      	movs	r2, #1
 800105c:	601a      	str	r2, [r3, #0]
        flagGreen[1] = 1;  // Tắt đèn xanh đường 2
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <handle_led_blinking+0xc0>)
 8001060:	2201      	movs	r2, #1
 8001062:	605a      	str	r2, [r3, #4]
        flagYellow[0] = 1; // Tắt đèn vàng đường 1
 8001064:	4b1d      	ldr	r3, [pc, #116]	; (80010dc <handle_led_blinking+0xc4>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]
        flagYellow[1] = 1; // Tắt đèn vàng đường 2
 800106a:	4b1c      	ldr	r3, [pc, #112]	; (80010dc <handle_led_blinking+0xc4>)
 800106c:	2201      	movs	r2, #1
 800106e:	605a      	str	r2, [r3, #4]
        // ============ BƯỚC 2: CHỈ BẬT LED ĐANG ĐIỀU CHỈNH ============
        // Dựa vào led_type để quyết định LED nào được nhấp nháy
        switch (led_type)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d01b      	beq.n	80010ae <handle_led_blinking+0x96>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b02      	cmp	r3, #2
 800107a:	dc22      	bgt.n	80010c2 <handle_led_blinking+0xaa>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <handle_led_blinking+0x72>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d009      	beq.n	800109c <handle_led_blinking+0x84>

            break;
        }
    }
    // Nếu chưa đủ 500ms thì không làm gì, chỉ tăng counter
}
 8001088:	e01b      	b.n	80010c2 <handle_led_blinking+0xaa>
            flagRed[0] = flag_blink;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <handle_led_blinking+0xb8>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <handle_led_blinking+0xbc>)
 8001090:	6013      	str	r3, [r2, #0]
            flagRed[1] = flag_blink;
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <handle_led_blinking+0xb8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a0f      	ldr	r2, [pc, #60]	; (80010d4 <handle_led_blinking+0xbc>)
 8001098:	6053      	str	r3, [r2, #4]
            break;
 800109a:	e012      	b.n	80010c2 <handle_led_blinking+0xaa>
                    flagYellow[0] = flag_blink;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <handle_led_blinking+0xb8>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0e      	ldr	r2, [pc, #56]	; (80010dc <handle_led_blinking+0xc4>)
 80010a2:	6013      	str	r3, [r2, #0]
                    flagYellow[1] = flag_blink;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <handle_led_blinking+0xb8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a0c      	ldr	r2, [pc, #48]	; (80010dc <handle_led_blinking+0xc4>)
 80010aa:	6053      	str	r3, [r2, #4]
                    break;
 80010ac:	e009      	b.n	80010c2 <handle_led_blinking+0xaa>
            flagGreen[0] = flag_blink; // 0=tắt, 1=sáng theo chu kỳ
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <handle_led_blinking+0xb8>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <handle_led_blinking+0xc0>)
 80010b4:	6013      	str	r3, [r2, #0]
            flagGreen[1] = flag_blink;
 80010b6:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <handle_led_blinking+0xb8>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <handle_led_blinking+0xc0>)
 80010bc:	6053      	str	r3, [r2, #4]
            break;
 80010be:	e000      	b.n	80010c2 <handle_led_blinking+0xaa>
    }
 80010c0:	bf00      	nop
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	200000a4 	.word	0x200000a4
 80010d0:	200000a8 	.word	0x200000a8
 80010d4:	200000ac 	.word	0x200000ac
 80010d8:	200000b4 	.word	0x200000b4
 80010dc:	200000bc 	.word	0x200000bc

080010e0 <HAL_TIM_PeriodElapsedCallback>:
  * - KHÔNG thêm bất kỳ code nào khác vào đây!
  * - Mọi xử lý đều phải đưa vào Task
  * ============================================================================
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010f0:	d101      	bne.n	80010f6 <HAL_TIM_PeriodElapsedCallback+0x16>
        // ⚡ O(1) - Cực nhanh! (~50µs)
        SCH_Update();
 80010f2:	f000 fb09 	bl	8001708 <SCH_Update>
    }
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001104:	f000 fc78 	bl	80019f8 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001108:	f000 f826 	bl	8001158 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110c:	f000 f8ac 	bl	8001268 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001110:	f000 f85e 	bl	80011d0 <MX_TIM2_Init>


  /* ==================== KHỞI TẠO HỆ THỐNG ==================== */

  // 1. Khởi tạo Scheduler
  SCH_Init();
 8001114:	f000 f912 	bl	800133c <SCH_Init>

  // 2. Khởi tạo hệ thống đèn giao thông
  traffic_init();
 8001118:	f7ff fa94 	bl	8000644 <traffic_init>

   /**
    * Task 1: Button Scanning
    * - Quét nút nhấn mỗi 10ms
    */
   SCH_Add_Task(Task_Button_Scan, 0, TASK_BUTTON_PERIOD);
 800111c:	2201      	movs	r2, #1
 800111e:	2100      	movs	r1, #0
 8001120:	4809      	ldr	r0, [pc, #36]	; (8001148 <main+0x48>)
 8001122:	f000 f965 	bl	80013f0 <SCH_Add_Task>
   /**
    * Task 2: Traffic FSM
    * - Chạy máy trạng thái đèn giao thông mỗi 10ms
    * - Xử lý logic chuyển đèn và mode
    */
   SCH_Add_Task(Task_Traffic_FSM, 0, TASK_FSM_PERIOD);
 8001126:	2201      	movs	r2, #1
 8001128:	2100      	movs	r1, #0
 800112a:	4808      	ldr	r0, [pc, #32]	; (800114c <main+0x4c>)
 800112c:	f000 f960 	bl	80013f0 <SCH_Add_Task>
    * - TÙYCHỈNH: Có thể thay đổi TASK_DISPLAY_PERIOD trong tasks.h
    *   + 20ms: Mượt hơn nhưng tốn CPU
    *   + 50ms: Cân bằng (RECOMMENDED) ✅
    *   + 100ms: Tiết kiệm CPU
    */
   SCH_Add_Task(Task_Update_Display, 0, TASK_DISPLAY_PERIOD);
 8001130:	2205      	movs	r2, #5
 8001132:	2100      	movs	r1, #0
 8001134:	4806      	ldr	r0, [pc, #24]	; (8001150 <main+0x50>)
 8001136:	f000 f95b 	bl	80013f0 <SCH_Add_Task>


  // 3. Bật Timer interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <main+0x54>)
 800113c:	f001 fba2 	bl	8002884 <HAL_TIM_Base_Start_IT>
     * - Cập nhật delay cho các task khác
     *
     * ĐỘ PHỨC TẠP: O(n²) trong trường hợp xấu
     * NHƯNG: Không sao vì chạy trong main loop, không phải interrupt!
     */
    SCH_Dispatch_Tasks();
 8001140:	f000 fb0a 	bl	8001758 <SCH_Dispatch_Tasks>
 8001144:	e7fc      	b.n	8001140 <main+0x40>
 8001146:	bf00      	nop
 8001148:	08000411 	.word	0x08000411
 800114c:	0800041d 	.word	0x0800041d
 8001150:	08000429 	.word	0x08000429
 8001154:	200000d4 	.word	0x200000d4

08001158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b090      	sub	sp, #64	; 0x40
 800115c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115e:	f107 0318 	add.w	r3, r7, #24
 8001162:	2228      	movs	r2, #40	; 0x28
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f001 ff3c 	bl	8002fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117a:	2302      	movs	r3, #2
 800117c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117e:	2301      	movs	r3, #1
 8001180:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001182:	2310      	movs	r3, #16
 8001184:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001186:	2300      	movs	r3, #0
 8001188:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118a:	f107 0318 	add.w	r3, r7, #24
 800118e:	4618      	mov	r0, r3
 8001190:	f000 ff4c 	bl	800202c <HAL_RCC_OscConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800119a:	f000 f8c9 	bl	8001330 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
 80011a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 f9b8 	bl	800252c <HAL_RCC_ClockConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011c2:	f000 f8b5 	bl	8001330 <Error_Handler>
  }
}
 80011c6:	bf00      	nop
 80011c8:	3740      	adds	r7, #64	; 0x40
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011d6:	f107 0308 	add.w	r3, r7, #8
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e4:	463b      	mov	r3, r7
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <MX_TIM2_Init+0x94>)
 80011ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <MX_TIM2_Init+0x94>)
 80011f6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80011fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fc:	4b19      	ldr	r3, [pc, #100]	; (8001264 <MX_TIM2_Init+0x94>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001202:	4b18      	ldr	r3, [pc, #96]	; (8001264 <MX_TIM2_Init+0x94>)
 8001204:	2209      	movs	r2, #9
 8001206:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001208:	4b16      	ldr	r3, [pc, #88]	; (8001264 <MX_TIM2_Init+0x94>)
 800120a:	2200      	movs	r2, #0
 800120c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120e:	4b15      	ldr	r3, [pc, #84]	; (8001264 <MX_TIM2_Init+0x94>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001214:	4813      	ldr	r0, [pc, #76]	; (8001264 <MX_TIM2_Init+0x94>)
 8001216:	f001 fae5 	bl	80027e4 <HAL_TIM_Base_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001220:	f000 f886 	bl	8001330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001224:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001228:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	4619      	mov	r1, r3
 8001230:	480c      	ldr	r0, [pc, #48]	; (8001264 <MX_TIM2_Init+0x94>)
 8001232:	f001 fc63 	bl	8002afc <HAL_TIM_ConfigClockSource>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800123c:	f000 f878 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001240:	2300      	movs	r3, #0
 8001242:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001248:	463b      	mov	r3, r7
 800124a:	4619      	mov	r1, r3
 800124c:	4805      	ldr	r0, [pc, #20]	; (8001264 <MX_TIM2_Init+0x94>)
 800124e:	f001 fe3b 	bl	8002ec8 <HAL_TIMEx_MasterConfigSynchronization>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001258:	f000 f86a 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	200000d4 	.word	0x200000d4

08001268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	4b29      	ldr	r3, [pc, #164]	; (8001324 <MX_GPIO_Init+0xbc>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a28      	ldr	r2, [pc, #160]	; (8001324 <MX_GPIO_Init+0xbc>)
 8001282:	f043 0304 	orr.w	r3, r3, #4
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b26      	ldr	r3, [pc, #152]	; (8001324 <MX_GPIO_Init+0xbc>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0304 	and.w	r3, r3, #4
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <MX_GPIO_Init+0xbc>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <MX_GPIO_Init+0xbc>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_GPIO_Init+0xbc>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0308 	and.w	r3, r3, #8
 80012a8:	603b      	str	r3, [r7, #0]
 80012aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 80012ac:	2200      	movs	r2, #0
 80012ae:	f24f 11f8 	movw	r1, #61944	; 0xf1f8
 80012b2:	481d      	ldr	r0, [pc, #116]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012b4:	f000 fea1 	bl	8001ffa <HAL_GPIO_WritePin>
                          |GREEN2_Pin|YELLOW2_Pin|inputseg0_0_Pin|inputseg0_1_Pin
                          |inputseg0_2_Pin|inputseg0_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, inputseg1_0_Pin|inputseg1_1_Pin|inputseg1_2_Pin|inputseg3_2_Pin
 80012b8:	2200      	movs	r2, #0
 80012ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80012be:	481b      	ldr	r0, [pc, #108]	; (800132c <MX_GPIO_Init+0xc4>)
 80012c0:	f000 fe9b 	bl	8001ffa <HAL_GPIO_WritePin>
                          |inputseg2_2_Pin|inputseg2_3_Pin|inputseg3_0_Pin|inputseg3_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin RED2_Pin
                           GREEN2_Pin YELLOW2_Pin inputseg0_0_Pin inputseg0_1_Pin
                           inputseg0_2_Pin inputseg0_3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 80012c4:	f24f 13f8 	movw	r3, #61944	; 0xf1f8
 80012c8:	60bb      	str	r3, [r7, #8]
                          |GREEN2_Pin|YELLOW2_Pin|inputseg0_0_Pin|inputseg0_1_Pin
                          |inputseg0_2_Pin|inputseg0_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2302      	movs	r3, #2
 80012d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	4812      	ldr	r0, [pc, #72]	; (8001328 <MX_GPIO_Init+0xc0>)
 80012de:	f000 fcfb 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : inputseg1_0_Pin inputseg1_1_Pin inputseg1_2_Pin inputseg3_2_Pin
                           inputseg3_3_Pin inputmode_0_Pin inputmode_1_Pin inputmode_2_Pin
                           inputmode_3_Pin inputseg1_3_Pin inputseg2_0_Pin inputseg2_1_Pin
                           inputseg2_2_Pin inputseg2_3_Pin inputseg3_0_Pin inputseg3_1_Pin */
  GPIO_InitStruct.Pin = inputseg1_0_Pin|inputseg1_1_Pin|inputseg1_2_Pin|inputseg3_2_Pin
 80012e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e6:	60bb      	str	r3, [r7, #8]
                          |inputseg3_3_Pin|inputmode_0_Pin|inputmode_1_Pin|inputmode_2_Pin
                          |inputmode_3_Pin|inputseg1_3_Pin|inputseg2_0_Pin|inputseg2_1_Pin
                          |inputseg2_2_Pin|inputseg2_3_Pin|inputseg3_0_Pin|inputseg3_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2302      	movs	r3, #2
 80012f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f4:	f107 0308 	add.w	r3, r7, #8
 80012f8:	4619      	mov	r1, r3
 80012fa:	480c      	ldr	r0, [pc, #48]	; (800132c <MX_GPIO_Init+0xc4>)
 80012fc:	f000 fcec 	bl	8001cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 8001300:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001304:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800130a:	2301      	movs	r3, #1
 800130c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	4619      	mov	r1, r3
 8001314:	4804      	ldr	r0, [pc, #16]	; (8001328 <MX_GPIO_Init+0xc0>)
 8001316:	f000 fcdf 	bl	8001cd8 <HAL_GPIO_Init>

}
 800131a:	bf00      	nop
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000
 8001328:	40010800 	.word	0x40010800
 800132c:	40010c00 	.word	0x40010c00

08001330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001334:	b672      	cpsid	i
}
 8001336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001338:	e7fe      	b.n	8001338 <Error_Handler+0x8>
	...

0800133c <SCH_Init>:
 *       SCH_Add_Task(Task1, 0, 100);
 *       ...
 *   }
 * ============================================================================
 */
void SCH_Init(void) {
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
    // Xóa sạch tất cả các task trong mảng
    for (uint32_t i = 0; i < SCH_MAX_TASKS; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	e038      	b.n	80013ba <SCH_Init+0x7e>
        SCH_tasks_G[i].pTask = 0x0000;    // Không có hàm nào
 8001348:	4924      	ldr	r1, [pc, #144]	; (80013dc <SCH_Init+0xa0>)
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	440b      	add	r3, r1
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;         // Delay = 0
 800135a:	4920      	ldr	r1, [pc, #128]	; (80013dc <SCH_Init+0xa0>)
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4613      	mov	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	440b      	add	r3, r1
 8001368:	3304      	adds	r3, #4
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;        // Period = 0
 800136e:	491b      	ldr	r1, [pc, #108]	; (80013dc <SCH_Init+0xa0>)
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	4613      	mov	r3, r2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	440b      	add	r3, r1
 800137c:	3308      	adds	r3, #8
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;         // Chưa cần chạy
 8001382:	4916      	ldr	r1, [pc, #88]	; (80013dc <SCH_Init+0xa0>)
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	4613      	mov	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	440b      	add	r3, r1
 8001390:	330c      	adds	r3, #12
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;        // ID = 0
 8001396:	4911      	ldr	r1, [pc, #68]	; (80013dc <SCH_Init+0xa0>)
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4613      	mov	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	4413      	add	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	440b      	add	r3, r1
 80013a4:	3310      	adds	r3, #16
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
        MARKING[i] = 0;                   // Không đánh dấu
 80013aa:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <SCH_Init+0xa4>)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4413      	add	r3, r2
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < SCH_MAX_TASKS; i++) {
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3301      	adds	r3, #1
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b27      	cmp	r3, #39	; 0x27
 80013be:	d9c3      	bls.n	8001348 <SCH_Init+0xc>
    }

    // Reset các biến đếm
    task_count = 0;        // Chưa có task nào
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SCH_Init+0xa8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
    elapsed_time = 0;      // Chưa đếm thời gian
 80013c6:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <SCH_Init+0xac>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
    Error_code_G = 0;      // Không có lỗi
 80013cc:	4b07      	ldr	r3, [pc, #28]	; (80013ec <SCH_Init+0xb0>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	2000011c 	.word	0x2000011c
 80013e0:	2000043c 	.word	0x2000043c
 80013e4:	200000cc 	.word	0x200000cc
 80013e8:	200000d0 	.word	0x200000d0
 80013ec:	200000cb 	.word	0x200000cb

080013f0 <SCH_Add_Task>:
 *   uint32_t id = SCH_Add_Task(Buzzer, 0, 50);
 *   // Sau đó có thể xóa:
 *   SCH_Delete_Task(id);
 * ============================================================================
 */
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]

    /* ========== CASE 1: TASK ĐẦU TIÊN (MẢNG RỖNG) ========== */
    if (task_count == 0) {
 80013fc:	4b51      	ldr	r3, [pc, #324]	; (8001544 <SCH_Add_Task+0x154>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d11b      	bne.n	800143c <SCH_Add_Task+0x4c>
        // Thêm task vào vị trí đầu tiên
        SCH_tasks_G[0].pTask = pFunction;
 8001404:	4a50      	ldr	r2, [pc, #320]	; (8001548 <SCH_Add_Task+0x158>)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6013      	str	r3, [r2, #0]
        SCH_tasks_G[0].Delay = DELAY;
 800140a:	4a4f      	ldr	r2, [pc, #316]	; (8001548 <SCH_Add_Task+0x158>)
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	6053      	str	r3, [r2, #4]
        SCH_tasks_G[0].Period = PERIOD;
 8001410:	4a4d      	ldr	r2, [pc, #308]	; (8001548 <SCH_Add_Task+0x158>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6093      	str	r3, [r2, #8]
        SCH_tasks_G[0].RunMe = 0;
 8001416:	4b4c      	ldr	r3, [pc, #304]	; (8001548 <SCH_Add_Task+0x158>)
 8001418:	2200      	movs	r2, #0
 800141a:	731a      	strb	r2, [r3, #12]
        SCH_tasks_G[0].TaskID = 0;
 800141c:	4b4a      	ldr	r3, [pc, #296]	; (8001548 <SCH_Add_Task+0x158>)
 800141e:	2200      	movs	r2, #0
 8001420:	611a      	str	r2, [r3, #16]
        MARKING[0] = 1;                    // Đánh dấu là task đầu
 8001422:	4b4a      	ldr	r3, [pc, #296]	; (800154c <SCH_Add_Task+0x15c>)
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
        elapsed_time = 0;
 8001428:	4b49      	ldr	r3, [pc, #292]	; (8001550 <SCH_Add_Task+0x160>)
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
        task_count++;
 800142e:	4b45      	ldr	r3, [pc, #276]	; (8001544 <SCH_Add_Task+0x154>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	4a43      	ldr	r2, [pc, #268]	; (8001544 <SCH_Add_Task+0x154>)
 8001436:	6013      	str	r3, [r2, #0]
        return 0;
 8001438:	2300      	movs	r3, #0
 800143a:	e07f      	b.n	800153c <SCH_Add_Task+0x14c>
    }

    /* ========== CASE 2: MẢNG ĐÃ ĐẦY ========== */
    if (task_count >= SCH_MAX_TASKS) {
 800143c:	4b41      	ldr	r3, [pc, #260]	; (8001544 <SCH_Add_Task+0x154>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b27      	cmp	r3, #39	; 0x27
 8001442:	d904      	bls.n	800144e <SCH_Add_Task+0x5e>
        // Không thể thêm task nữa
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 8001444:	4b43      	ldr	r3, [pc, #268]	; (8001554 <SCH_Add_Task+0x164>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 800144a:	2328      	movs	r3, #40	; 0x28
 800144c:	e076      	b.n	800153c <SCH_Add_Task+0x14c>
     *
     * BƯỚC 3: Chèn
     *   [10, 20, 30, 50, 100]  ← Mảng vẫn được sắp xếp!
     */

    uint32_t insert_index = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]

    // Tìm vị trí để DELAY được sắp xếp tăng dần
    for (uint32_t i = 0; i < task_count; i++) {
 8001452:	2300      	movs	r3, #0
 8001454:	61bb      	str	r3, [r7, #24]
 8001456:	e011      	b.n	800147c <SCH_Add_Task+0x8c>
        if (DELAY >= SCH_tasks_G[i].Delay) {
 8001458:	493b      	ldr	r1, [pc, #236]	; (8001548 <SCH_Add_Task+0x158>)
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4613      	mov	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	440b      	add	r3, r1
 8001466:	3304      	adds	r3, #4
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	429a      	cmp	r2, r3
 800146e:	d30b      	bcc.n	8001488 <SCH_Add_Task+0x98>
            insert_index = i + 1;  // Chèn sau task này
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	3301      	adds	r3, #1
 8001474:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < task_count; i++) {
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	3301      	adds	r3, #1
 800147a:	61bb      	str	r3, [r7, #24]
 800147c:	4b31      	ldr	r3, [pc, #196]	; (8001544 <SCH_Add_Task+0x154>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	429a      	cmp	r2, r3
 8001484:	d3e8      	bcc.n	8001458 <SCH_Add_Task+0x68>
 8001486:	e000      	b.n	800148a <SCH_Add_Task+0x9a>
        } else {
            break;  // Dừng khi gặp task có delay lớn hơn
 8001488:	bf00      	nop
        }
    }

    // Dịch chuyển các task từ vị trí chèn sang phải 1 ô
    for (int32_t j = task_count; j > insert_index; j--) {
 800148a:	4b2e      	ldr	r3, [pc, #184]	; (8001544 <SCH_Add_Task+0x154>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	e017      	b.n	80014c2 <SCH_Add_Task+0xd2>
        SCH_tasks_G[j] = SCH_tasks_G[j - 1];
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	1e5a      	subs	r2, r3, #1
 8001496:	482c      	ldr	r0, [pc, #176]	; (8001548 <SCH_Add_Task+0x158>)
 8001498:	6979      	ldr	r1, [r7, #20]
 800149a:	460b      	mov	r3, r1
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	440b      	add	r3, r1
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4418      	add	r0, r3
 80014a4:	4928      	ldr	r1, [pc, #160]	; (8001548 <SCH_Add_Task+0x158>)
 80014a6:	4613      	mov	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	4604      	mov	r4, r0
 80014b2:	461d      	mov	r5, r3
 80014b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b8:	682b      	ldr	r3, [r5, #0]
 80014ba:	6023      	str	r3, [r4, #0]
    for (int32_t j = task_count; j > insert_index; j--) {
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	3b01      	subs	r3, #1
 80014c0:	617b      	str	r3, [r7, #20]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	69fa      	ldr	r2, [r7, #28]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d3e3      	bcc.n	8001492 <SCH_Add_Task+0xa2>
    }

    // Chèn task mới vào vị trí đã tìm được
    SCH_tasks_G[insert_index].pTask = pFunction;
 80014ca:	491f      	ldr	r1, [pc, #124]	; (8001548 <SCH_Add_Task+0x158>)
 80014cc:	69fa      	ldr	r2, [r7, #28]
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[insert_index].Delay = DELAY;
 80014dc:	491a      	ldr	r1, [pc, #104]	; (8001548 <SCH_Add_Task+0x158>)
 80014de:	69fa      	ldr	r2, [r7, #28]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	3304      	adds	r3, #4
 80014ec:	68ba      	ldr	r2, [r7, #8]
 80014ee:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[insert_index].Period = PERIOD;
 80014f0:	4915      	ldr	r1, [pc, #84]	; (8001548 <SCH_Add_Task+0x158>)
 80014f2:	69fa      	ldr	r2, [r7, #28]
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	440b      	add	r3, r1
 80014fe:	3308      	adds	r3, #8
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[insert_index].RunMe = 0;
 8001504:	4910      	ldr	r1, [pc, #64]	; (8001548 <SCH_Add_Task+0x158>)
 8001506:	69fa      	ldr	r2, [r7, #28]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	330c      	adds	r3, #12
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
    SCH_tasks_G[insert_index].TaskID = insert_index;
 8001518:	490b      	ldr	r1, [pc, #44]	; (8001548 <SCH_Add_Task+0x158>)
 800151a:	69fa      	ldr	r2, [r7, #28]
 800151c:	4613      	mov	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	3310      	adds	r3, #16
 8001528:	69fa      	ldr	r2, [r7, #28]
 800152a:	601a      	str	r2, [r3, #0]

    task_count++;
 800152c:	4b05      	ldr	r3, [pc, #20]	; (8001544 <SCH_Add_Task+0x154>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	4a04      	ldr	r2, [pc, #16]	; (8001544 <SCH_Add_Task+0x154>)
 8001534:	6013      	str	r3, [r2, #0]

    // Cập nhật mảng MARKING (đánh dấu task nào có cùng delay với task[0])
    SCH_Update_Marking();
 8001536:	f000 f8af 	bl	8001698 <SCH_Update_Marking>

    return insert_index;
 800153a:	69fb      	ldr	r3, [r7, #28]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3720      	adds	r7, #32
 8001540:	46bd      	mov	sp, r7
 8001542:	bdb0      	pop	{r4, r5, r7, pc}
 8001544:	200000cc 	.word	0x200000cc
 8001548:	2000011c 	.word	0x2000011c
 800154c:	2000043c 	.word	0x2000043c
 8001550:	200000d0 	.word	0x200000d0
 8001554:	200000cb 	.word	0x200000cb

08001558 <SCH_Delete_Task>:
 *   uint32_t buzzer_id = SCH_Add_Task(Buzzer, 0, 100);
 *   // ... sau một thời gian
 *   SCH_Delete_Task(buzzer_id);  // Tắt buzzer
 * ============================================================================
 */
uint8_t SCH_Delete_Task(const uint32_t TASK_INDEX) {
 8001558:	b5b0      	push	{r4, r5, r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

    // Kiểm tra index có hợp lệ không
    if (TASK_INDEX >= task_count || task_count == 0) {
 8001560:	4b49      	ldr	r3, [pc, #292]	; (8001688 <SCH_Delete_Task+0x130>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	429a      	cmp	r2, r3
 8001568:	d203      	bcs.n	8001572 <SCH_Delete_Task+0x1a>
 800156a:	4b47      	ldr	r3, [pc, #284]	; (8001688 <SCH_Delete_Task+0x130>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d104      	bne.n	800157c <SCH_Delete_Task+0x24>
        Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 8001572:	4b46      	ldr	r3, [pc, #280]	; (800168c <SCH_Delete_Task+0x134>)
 8001574:	2202      	movs	r2, #2
 8001576:	701a      	strb	r2, [r3, #0]
        return RETURN_ERROR;
 8001578:	2300      	movs	r3, #0
 800157a:	e080      	b.n	800167e <SCH_Delete_Task+0x126>
    }

    /* ========== CASE 1: CHỈ CÒN 1 TASK ========== */
    if (task_count == 1) {
 800157c:	4b42      	ldr	r3, [pc, #264]	; (8001688 <SCH_Delete_Task+0x130>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d115      	bne.n	80015b0 <SCH_Delete_Task+0x58>
        // Xóa sạch task duy nhất
        SCH_tasks_G[0].pTask = 0x0000;
 8001584:	4b42      	ldr	r3, [pc, #264]	; (8001690 <SCH_Delete_Task+0x138>)
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[0].Delay = 0;
 800158a:	4b41      	ldr	r3, [pc, #260]	; (8001690 <SCH_Delete_Task+0x138>)
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
        SCH_tasks_G[0].Period = 0;
 8001590:	4b3f      	ldr	r3, [pc, #252]	; (8001690 <SCH_Delete_Task+0x138>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
        SCH_tasks_G[0].RunMe = 0;
 8001596:	4b3e      	ldr	r3, [pc, #248]	; (8001690 <SCH_Delete_Task+0x138>)
 8001598:	2200      	movs	r2, #0
 800159a:	731a      	strb	r2, [r3, #12]
        SCH_tasks_G[0].TaskID = 0;
 800159c:	4b3c      	ldr	r3, [pc, #240]	; (8001690 <SCH_Delete_Task+0x138>)
 800159e:	2200      	movs	r2, #0
 80015a0:	611a      	str	r2, [r3, #16]
        MARKING[0] = 0;
 80015a2:	4b3c      	ldr	r3, [pc, #240]	; (8001694 <SCH_Delete_Task+0x13c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
        task_count = 0;
 80015a8:	4b37      	ldr	r3, [pc, #220]	; (8001688 <SCH_Delete_Task+0x130>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	e065      	b.n	800167c <SCH_Delete_Task+0x124>
         * Sau:  [A, B, D, E, _]
         *              ↑ D dịch sang trái
         */

        // Dịch tất cả các task sau task bị xóa sang trái 1 vị trí
        for (uint32_t k = TASK_INDEX; k < task_count - 1; k++) {
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	e017      	b.n	80015e6 <SCH_Delete_Task+0x8e>
            SCH_tasks_G[k] = SCH_tasks_G[k + 1];
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	1c5a      	adds	r2, r3, #1
 80015ba:	4835      	ldr	r0, [pc, #212]	; (8001690 <SCH_Delete_Task+0x138>)
 80015bc:	68f9      	ldr	r1, [r7, #12]
 80015be:	460b      	mov	r3, r1
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	440b      	add	r3, r1
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4418      	add	r0, r3
 80015c8:	4931      	ldr	r1, [pc, #196]	; (8001690 <SCH_Delete_Task+0x138>)
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	4604      	mov	r4, r0
 80015d6:	461d      	mov	r5, r3
 80015d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015dc:	682b      	ldr	r3, [r5, #0]
 80015de:	6023      	str	r3, [r4, #0]
        for (uint32_t k = TASK_INDEX; k < task_count - 1; k++) {
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	3301      	adds	r3, #1
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	4b28      	ldr	r3, [pc, #160]	; (8001688 <SCH_Delete_Task+0x130>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d3e1      	bcc.n	80015b6 <SCH_Delete_Task+0x5e>
        }

        // Xóa sạch vị trí cuối cùng (đã không dùng nữa)
        uint32_t last_pos = task_count - 1;
 80015f2:	4b25      	ldr	r3, [pc, #148]	; (8001688 <SCH_Delete_Task+0x130>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	60bb      	str	r3, [r7, #8]
        SCH_tasks_G[last_pos].pTask = 0x0000;
 80015fa:	4925      	ldr	r1, [pc, #148]	; (8001690 <SCH_Delete_Task+0x138>)
 80015fc:	68ba      	ldr	r2, [r7, #8]
 80015fe:	4613      	mov	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	440b      	add	r3, r1
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[last_pos].Delay = 0;
 800160c:	4920      	ldr	r1, [pc, #128]	; (8001690 <SCH_Delete_Task+0x138>)
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	440b      	add	r3, r1
 800161a:	3304      	adds	r3, #4
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[last_pos].Period = 0;
 8001620:	491b      	ldr	r1, [pc, #108]	; (8001690 <SCH_Delete_Task+0x138>)
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	3308      	adds	r3, #8
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[last_pos].RunMe = 0;
 8001634:	4916      	ldr	r1, [pc, #88]	; (8001690 <SCH_Delete_Task+0x138>)
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	440b      	add	r3, r1
 8001642:	330c      	adds	r3, #12
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[last_pos].TaskID = 0;
 8001648:	4911      	ldr	r1, [pc, #68]	; (8001690 <SCH_Delete_Task+0x138>)
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	4613      	mov	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	3310      	adds	r3, #16
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
        MARKING[last_pos] = 0;
 800165c:	4a0d      	ldr	r2, [pc, #52]	; (8001694 <SCH_Delete_Task+0x13c>)
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	4413      	add	r3, r2
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]

        task_count--;
 8001666:	4b08      	ldr	r3, [pc, #32]	; (8001688 <SCH_Delete_Task+0x130>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3b01      	subs	r3, #1
 800166c:	4a06      	ldr	r2, [pc, #24]	; (8001688 <SCH_Delete_Task+0x130>)
 800166e:	6013      	str	r3, [r2, #0]

        // Cập nhật lại mảng MARKING
        if (task_count > 0) {
 8001670:	4b05      	ldr	r3, [pc, #20]	; (8001688 <SCH_Delete_Task+0x130>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SCH_Delete_Task+0x124>
            SCH_Update_Marking();
 8001678:	f000 f80e 	bl	8001698 <SCH_Update_Marking>
        }
    }

    return RETURN_NORMAL;
 800167c:	2301      	movs	r3, #1
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bdb0      	pop	{r4, r5, r7, pc}
 8001686:	bf00      	nop
 8001688:	200000cc 	.word	0x200000cc
 800168c:	200000cb 	.word	0x200000cb
 8001690:	2000011c 	.word	0x2000011c
 8001694:	2000043c 	.word	0x2000043c

08001698 <SCH_Update_Marking>:
 *
 *   Kết quả: MARKING = [1, 1, 0, 0]
 *   → 2 task đầu sẽ sẵn sàng cùng lúc!
 * ============================================================================
 */
static void SCH_Update_Marking(void) {
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
    if (task_count == 0) return;
 800169e:	4b17      	ldr	r3, [pc, #92]	; (80016fc <SCH_Update_Marking+0x64>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d025      	beq.n	80016f2 <SCH_Update_Marking+0x5a>

    // Lấy delay của task đầu tiên làm chuẩn
    uint32_t first_delay = SCH_tasks_G[0].Delay;
 80016a6:	4b16      	ldr	r3, [pc, #88]	; (8001700 <SCH_Update_Marking+0x68>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	603b      	str	r3, [r7, #0]

    // Duyệt tất cả task và đánh dấu
    for (uint32_t n = 0; n < task_count; n++) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	e019      	b.n	80016e6 <SCH_Update_Marking+0x4e>
        if (SCH_tasks_G[n].Delay == first_delay) {
 80016b2:	4913      	ldr	r1, [pc, #76]	; (8001700 <SCH_Update_Marking+0x68>)
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	4613      	mov	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	440b      	add	r3, r1
 80016c0:	3304      	adds	r3, #4
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d105      	bne.n	80016d6 <SCH_Update_Marking+0x3e>
            MARKING[n] = 1;  // ✅ Đánh dấu: cùng delay với task đầu
 80016ca:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <SCH_Update_Marking+0x6c>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4413      	add	r3, r2
 80016d0:	2201      	movs	r2, #1
 80016d2:	701a      	strb	r2, [r3, #0]
 80016d4:	e004      	b.n	80016e0 <SCH_Update_Marking+0x48>
        } else {
            MARKING[n] = 0;  // ❌ Không đánh dấu: delay khác
 80016d6:	4a0b      	ldr	r2, [pc, #44]	; (8001704 <SCH_Update_Marking+0x6c>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4413      	add	r3, r2
 80016dc:	2200      	movs	r2, #0
 80016de:	701a      	strb	r2, [r3, #0]
    for (uint32_t n = 0; n < task_count; n++) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3301      	adds	r3, #1
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	4b05      	ldr	r3, [pc, #20]	; (80016fc <SCH_Update_Marking+0x64>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d3e0      	bcc.n	80016b2 <SCH_Update_Marking+0x1a>
 80016f0:	e000      	b.n	80016f4 <SCH_Update_Marking+0x5c>
    if (task_count == 0) return;
 80016f2:	bf00      	nop
        }
    }
}
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	200000cc 	.word	0x200000cc
 8001700:	2000011c 	.word	0x2000011c
 8001704:	2000043c 	.word	0x2000043c

08001708 <SCH_Update>:
 *   Tick 3 (30ms):
 *     Task[0]: Delay=0, RunMe=1  ← ĐẾN GIỜ! Đặt cờ
 *     elapsed_time = 3
 * ============================================================================
 */
void SCH_Update(void) {
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
    if (task_count > 0) {
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <SCH_Update+0x44>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d017      	beq.n	8001744 <SCH_Update+0x3c>
        // CHỈ giảm delay của task đầu tiên
        if (SCH_tasks_G[0].Delay > 0) {
 8001714:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <SCH_Update+0x48>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <SCH_Update+0x1e>
            SCH_tasks_G[0].Delay--;
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <SCH_Update+0x48>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	3b01      	subs	r3, #1
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <SCH_Update+0x48>)
 8001724:	6053      	str	r3, [r2, #4]
        }

        // Đếm thời gian đã trôi qua (dùng trong Dispatch)
        elapsed_time++;
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <SCH_Update+0x4c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	3301      	adds	r3, #1
 800172c:	4a09      	ldr	r2, [pc, #36]	; (8001754 <SCH_Update+0x4c>)
 800172e:	6013      	str	r3, [r2, #0]

        // Nếu task đầu tiên đã đến giờ → đặt cờ RunMe
        if (SCH_tasks_G[0].Delay == 0) {
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <SCH_Update+0x48>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d105      	bne.n	8001744 <SCH_Update+0x3c>
            SCH_tasks_G[0].RunMe++;
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <SCH_Update+0x48>)
 800173a:	7b1b      	ldrb	r3, [r3, #12]
 800173c:	3301      	adds	r3, #1
 800173e:	b2da      	uxtb	r2, r3
 8001740:	4b03      	ldr	r3, [pc, #12]	; (8001750 <SCH_Update+0x48>)
 8001742:	731a      	strb	r2, [r3, #12]
        }
    }
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	200000cc 	.word	0x200000cc
 8001750:	2000011c 	.word	0x2000011c
 8001754:	200000d0 	.word	0x200000d0

08001758 <SCH_Dispatch_Tasks>:
 *     Task[1]: {LED_Toggle, Delay=100, Period=100}
 *     Task[2]: {Sensor, Delay=200, Period=200}
 *     elapsed_time = 0  ← Reset
 * ============================================================================
 */
void SCH_Dispatch_Tasks(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0

    // Kiểm tra có task nào sẵn sàng không
    if (task_count > 0 && SCH_tasks_G[0].RunMe > 0) {
 800175e:	4b48      	ldr	r3, [pc, #288]	; (8001880 <SCH_Dispatch_Tasks+0x128>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 8087 	beq.w	8001876 <SCH_Dispatch_Tasks+0x11e>
 8001768:	4b46      	ldr	r3, [pc, #280]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 800176a:	7b1b      	ldrb	r3, [r3, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 8082 	beq.w	8001876 <SCH_Dispatch_Tasks+0x11e>

        /* ========== BƯỚC 1: CẬP NHẬT DELAY CHO TẤT CẢ TASK ========== */
        for (uint32_t m = 0; m < task_count; m++) {
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	e04a      	b.n	800180e <SCH_Dispatch_Tasks+0xb6>
            if (MARKING[m] == 0) {
 8001778:	4a43      	ldr	r2, [pc, #268]	; (8001888 <SCH_Dispatch_Tasks+0x130>)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	4413      	add	r3, r2
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d12d      	bne.n	80017e0 <SCH_Dispatch_Tasks+0x88>
                // Task có delay KHÁC với task đầu
                // → Trừ đi thời gian đã trôi qua
                if (SCH_tasks_G[m].Delay >= elapsed_time) {
 8001784:	493f      	ldr	r1, [pc, #252]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3304      	adds	r3, #4
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4b3d      	ldr	r3, [pc, #244]	; (800188c <SCH_Dispatch_Tasks+0x134>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d315      	bcc.n	80017ca <SCH_Dispatch_Tasks+0x72>
                    SCH_tasks_G[m].Delay -= elapsed_time;
 800179e:	4939      	ldr	r1, [pc, #228]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	3304      	adds	r3, #4
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b36      	ldr	r3, [pc, #216]	; (800188c <SCH_Dispatch_Tasks+0x134>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	1ad1      	subs	r1, r2, r3
 80017b6:	4833      	ldr	r0, [pc, #204]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	4613      	mov	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	4413      	add	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4403      	add	r3, r0
 80017c4:	3304      	adds	r3, #4
 80017c6:	6019      	str	r1, [r3, #0]
 80017c8:	e01e      	b.n	8001808 <SCH_Dispatch_Tasks+0xb0>
                } else {
                    SCH_tasks_G[m].Delay = 0;
 80017ca:	492e      	ldr	r1, [pc, #184]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	440b      	add	r3, r1
 80017d8:	3304      	adds	r3, #4
 80017da:	2200      	movs	r2, #0
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e013      	b.n	8001808 <SCH_Dispatch_Tasks+0xb0>
                }
            } else {
                // Task có CÙNG delay với task đầu
                // → Cũng sẵn sàng chạy!
                SCH_tasks_G[m].Delay = 0;
 80017e0:	4928      	ldr	r1, [pc, #160]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	4613      	mov	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	3304      	adds	r3, #4
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[m].RunMe = 1;
 80017f4:	4923      	ldr	r1, [pc, #140]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	440b      	add	r3, r1
 8001802:	330c      	adds	r3, #12
 8001804:	2201      	movs	r2, #1
 8001806:	701a      	strb	r2, [r3, #0]
        for (uint32_t m = 0; m < task_count; m++) {
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	3301      	adds	r3, #1
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <SCH_Dispatch_Tasks+0x128>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d3af      	bcc.n	8001778 <SCH_Dispatch_Tasks+0x20>
            }
        }

        /* ========== BƯỚC 2: VÒNG LẶP THỰC THI CÁC TASK SẴN SÀNG ========== */
        while (task_count > 0 && SCH_tasks_G[0].RunMe > 0) {
 8001818:	e022      	b.n	8001860 <SCH_Dispatch_Tasks+0x108>

            // 1. CHẠY TASK
            if (SCH_tasks_G[0].pTask != 0x0000) {
 800181a:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d002      	beq.n	8001828 <SCH_Dispatch_Tasks+0xd0>
                (*SCH_tasks_G[0].pTask)();  // Gọi hàm task!
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4798      	blx	r3
            }

            // 2. HẠ CỜ
            SCH_tasks_G[0].RunMe--;
 8001828:	4b16      	ldr	r3, [pc, #88]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 800182a:	7b1b      	ldrb	r3, [r3, #12]
 800182c:	3b01      	subs	r3, #1
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b14      	ldr	r3, [pc, #80]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 8001832:	731a      	strb	r2, [r3, #12]

            // 3. XỬ LÝ TASK DỰA VÀO PERIOD
            if (SCH_tasks_G[0].Period == 0) {
 8001834:	4b13      	ldr	r3, [pc, #76]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d103      	bne.n	8001844 <SCH_Dispatch_Tasks+0xec>
                /* ONE-SHOT TASK: Chỉ chạy 1 lần → XÓA */
                SCH_Delete_Task(0);
 800183c:	2000      	movs	r0, #0
 800183e:	f7ff fe8b 	bl	8001558 <SCH_Delete_Task>
 8001842:	e00d      	b.n	8001860 <SCH_Dispatch_Tasks+0x108>
            } else {
                /* PERIODIC TASK: Lặp lại → XÓA rồi THÊM LẠI */

                // Lưu thông tin task
                void (*temp_func)(void) = SCH_tasks_G[0].pTask;
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60bb      	str	r3, [r7, #8]
                uint32_t temp_period = SCH_tasks_G[0].Period;
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	607b      	str	r3, [r7, #4]

                // Xóa task cũ
                SCH_Delete_Task(0);
 8001850:	2000      	movs	r0, #0
 8001852:	f7ff fe81 	bl	8001558 <SCH_Delete_Task>

                // Thêm lại task với delay = period
                // VÍ DỤ: Period=100 → Task sẽ chạy lại sau 100 tick
                SCH_Add_Task(temp_func, temp_period, temp_period);
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	68b8      	ldr	r0, [r7, #8]
 800185c:	f7ff fdc8 	bl	80013f0 <SCH_Add_Task>
        while (task_count > 0 && SCH_tasks_G[0].RunMe > 0) {
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <SCH_Dispatch_Tasks+0x128>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d003      	beq.n	8001870 <SCH_Dispatch_Tasks+0x118>
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <SCH_Dispatch_Tasks+0x12c>)
 800186a:	7b1b      	ldrb	r3, [r3, #12]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1d4      	bne.n	800181a <SCH_Dispatch_Tasks+0xc2>
            }
        }

        // Reset bộ đếm thời gian
        elapsed_time = 0;
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <SCH_Dispatch_Tasks+0x134>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
    }

    // (Optional) Báo cáo lỗi và vào chế độ ngủ
    // SCH_Report_Status();
    // SCH_Go_To_Sleep();
}
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200000cc 	.word	0x200000cc
 8001884:	2000011c 	.word	0x2000011c
 8001888:	2000043c 	.word	0x2000043c
 800188c:	200000d0 	.word	0x200000d0

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <HAL_MspInit+0x5c>)
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	4a14      	ldr	r2, [pc, #80]	; (80018ec <HAL_MspInit+0x5c>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6193      	str	r3, [r2, #24]
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_MspInit+0x5c>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <HAL_MspInit+0x5c>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a0e      	ldr	r2, [pc, #56]	; (80018ec <HAL_MspInit+0x5c>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <HAL_MspInit+0x5c>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80018c6:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_MspInit+0x60>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_MspInit+0x60>)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	40021000 	.word	0x40021000
 80018f0:	40010000 	.word	0x40010000

080018f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001904:	d113      	bne.n	800192e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_TIM_Base_MspInit+0x44>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <HAL_TIM_Base_MspInit+0x44>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	61d3      	str	r3, [r2, #28]
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_TIM_Base_MspInit+0x44>)
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	201c      	movs	r0, #28
 8001924:	f000 f9a1 	bl	8001c6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001928:	201c      	movs	r0, #28
 800192a:	f000 f9ba 	bl	8001ca2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800192e:	bf00      	nop
 8001930:	3710      	adds	r7, #16
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40021000 	.word	0x40021000

0800193c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001940:	e7fe      	b.n	8001940 <NMI_Handler+0x4>

08001942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001946:	e7fe      	b.n	8001946 <HardFault_Handler+0x4>

08001948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800194c:	e7fe      	b.n	800194c <MemManage_Handler+0x4>

0800194e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800194e:	b480      	push	{r7}
 8001950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001952:	e7fe      	b.n	8001952 <BusFault_Handler+0x4>

08001954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001958:	e7fe      	b.n	8001958 <UsageFault_Handler+0x4>

0800195a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr

08001972 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	bc80      	pop	{r7}
 800197c:	4770      	bx	lr

0800197e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001982:	f000 f87f 	bl	8001a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <TIM2_IRQHandler+0x10>)
 8001992:	f000 ffc3 	bl	800291c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200000d4 	.word	0x200000d4

080019a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019ac:	f7ff fff8 	bl	80019a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b0:	480b      	ldr	r0, [pc, #44]	; (80019e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019b2:	490c      	ldr	r1, [pc, #48]	; (80019e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019b4:	4a0c      	ldr	r2, [pc, #48]	; (80019e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a09      	ldr	r2, [pc, #36]	; (80019ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019c8:	4c09      	ldr	r4, [pc, #36]	; (80019f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d6:	f001 fae1 	bl	8002f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019da:	f7ff fb91 	bl	8001100 <main>
  bx lr
 80019de:	4770      	bx	lr
  ldr r0, =_sdata
 80019e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80019e8:	08003038 	.word	0x08003038
  ldr r2, =_sbss
 80019ec:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80019f0:	20000468 	.word	0x20000468

080019f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f4:	e7fe      	b.n	80019f4 <ADC1_2_IRQHandler>
	...

080019f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <HAL_Init+0x28>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a07      	ldr	r2, [pc, #28]	; (8001a20 <HAL_Init+0x28>)
 8001a02:	f043 0310 	orr.w	r3, r3, #16
 8001a06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a08:	2003      	movs	r0, #3
 8001a0a:	f000 f923 	bl	8001c54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a0e:	200f      	movs	r0, #15
 8001a10:	f000 f808 	bl	8001a24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a14:	f7ff ff3c 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40022000 	.word	0x40022000

08001a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_InitTick+0x54>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_InitTick+0x58>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 f93b 	bl	8001cbe <HAL_SYSTICK_Config>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e00e      	b.n	8001a70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b0f      	cmp	r3, #15
 8001a56:	d80a      	bhi.n	8001a6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a60:	f000 f903 	bl	8001c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a64:	4a06      	ldr	r2, [pc, #24]	; (8001a80 <HAL_InitTick+0x5c>)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e000      	b.n	8001a70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000050 	.word	0x20000050
 8001a7c:	20000058 	.word	0x20000058
 8001a80:	20000054 	.word	0x20000054

08001a84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <HAL_IncTick+0x1c>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_IncTick+0x20>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	4a03      	ldr	r2, [pc, #12]	; (8001aa4 <HAL_IncTick+0x20>)
 8001a96:	6013      	str	r3, [r2, #0]
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	20000058 	.word	0x20000058
 8001aa4:	20000464 	.word	0x20000464

08001aa8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b02      	ldr	r3, [pc, #8]	; (8001ab8 <HAL_GetTick+0x10>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr
 8001ab8:	20000464 	.word	0x20000464

08001abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad2:	68ba      	ldr	r2, [r7, #8]
 8001ad4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aee:	4a04      	ldr	r2, [pc, #16]	; (8001b00 <__NVIC_SetPriorityGrouping+0x44>)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	60d3      	str	r3, [r2, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b08:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <__NVIC_GetPriorityGrouping+0x18>)
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	f003 0307 	and.w	r3, r3, #7
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db0b      	blt.n	8001b4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	4906      	ldr	r1, [pc, #24]	; (8001b54 <__NVIC_EnableIRQ+0x34>)
 8001b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3e:	095b      	lsrs	r3, r3, #5
 8001b40:	2001      	movs	r0, #1
 8001b42:	fa00 f202 	lsl.w	r2, r0, r2
 8001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	e000e100 	.word	0xe000e100

08001b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	6039      	str	r1, [r7, #0]
 8001b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	db0a      	blt.n	8001b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	490c      	ldr	r1, [pc, #48]	; (8001ba4 <__NVIC_SetPriority+0x4c>)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	0112      	lsls	r2, r2, #4
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	440b      	add	r3, r1
 8001b7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b80:	e00a      	b.n	8001b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4908      	ldr	r1, [pc, #32]	; (8001ba8 <__NVIC_SetPriority+0x50>)
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	3b04      	subs	r3, #4
 8001b90:	0112      	lsls	r2, r2, #4
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	440b      	add	r3, r1
 8001b96:	761a      	strb	r2, [r3, #24]
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	; 0x24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f1c3 0307 	rsb	r3, r3, #7
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	bf28      	it	cs
 8001bca:	2304      	movcs	r3, #4
 8001bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	2b06      	cmp	r3, #6
 8001bd4:	d902      	bls.n	8001bdc <NVIC_EncodePriority+0x30>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3b03      	subs	r3, #3
 8001bda:	e000      	b.n	8001bde <NVIC_EncodePriority+0x32>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be0:	f04f 32ff 	mov.w	r2, #4294967295
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43da      	mvns	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	401a      	ands	r2, r3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfe:	43d9      	mvns	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	4313      	orrs	r3, r2
         );
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3724      	adds	r7, #36	; 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c20:	d301      	bcc.n	8001c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00f      	b.n	8001c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <SysTick_Config+0x40>)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2e:	210f      	movs	r1, #15
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f7ff ff90 	bl	8001b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <SysTick_Config+0x40>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <SysTick_Config+0x40>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ff2d 	bl	8001abc <__NVIC_SetPriorityGrouping>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b086      	sub	sp, #24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c7c:	f7ff ff42 	bl	8001b04 <__NVIC_GetPriorityGrouping>
 8001c80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7ff ff90 	bl	8001bac <NVIC_EncodePriority>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff5f 	bl	8001b58 <__NVIC_SetPriority>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff35 	bl	8001b20 <__NVIC_EnableIRQ>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff ffa2 	bl	8001c10 <SysTick_Config>
 8001ccc:	4603      	mov	r3, r0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b08b      	sub	sp, #44	; 0x2c
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cea:	e148      	b.n	8001f7e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cec:	2201      	movs	r2, #1
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	69fa      	ldr	r2, [r7, #28]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d00:	69ba      	ldr	r2, [r7, #24]
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	f040 8137 	bne.w	8001f78 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	4aa3      	ldr	r2, [pc, #652]	; (8001f9c <HAL_GPIO_Init+0x2c4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d05e      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
 8001d14:	4aa1      	ldr	r2, [pc, #644]	; (8001f9c <HAL_GPIO_Init+0x2c4>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d875      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d1a:	4aa1      	ldr	r2, [pc, #644]	; (8001fa0 <HAL_GPIO_Init+0x2c8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d058      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
 8001d20:	4a9f      	ldr	r2, [pc, #636]	; (8001fa0 <HAL_GPIO_Init+0x2c8>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d86f      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d26:	4a9f      	ldr	r2, [pc, #636]	; (8001fa4 <HAL_GPIO_Init+0x2cc>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d052      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
 8001d2c:	4a9d      	ldr	r2, [pc, #628]	; (8001fa4 <HAL_GPIO_Init+0x2cc>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d869      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d32:	4a9d      	ldr	r2, [pc, #628]	; (8001fa8 <HAL_GPIO_Init+0x2d0>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d04c      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
 8001d38:	4a9b      	ldr	r2, [pc, #620]	; (8001fa8 <HAL_GPIO_Init+0x2d0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d863      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d3e:	4a9b      	ldr	r2, [pc, #620]	; (8001fac <HAL_GPIO_Init+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d046      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
 8001d44:	4a99      	ldr	r2, [pc, #612]	; (8001fac <HAL_GPIO_Init+0x2d4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d85d      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d4a:	2b12      	cmp	r3, #18
 8001d4c:	d82a      	bhi.n	8001da4 <HAL_GPIO_Init+0xcc>
 8001d4e:	2b12      	cmp	r3, #18
 8001d50:	d859      	bhi.n	8001e06 <HAL_GPIO_Init+0x12e>
 8001d52:	a201      	add	r2, pc, #4	; (adr r2, 8001d58 <HAL_GPIO_Init+0x80>)
 8001d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d58:	08001dd3 	.word	0x08001dd3
 8001d5c:	08001dad 	.word	0x08001dad
 8001d60:	08001dbf 	.word	0x08001dbf
 8001d64:	08001e01 	.word	0x08001e01
 8001d68:	08001e07 	.word	0x08001e07
 8001d6c:	08001e07 	.word	0x08001e07
 8001d70:	08001e07 	.word	0x08001e07
 8001d74:	08001e07 	.word	0x08001e07
 8001d78:	08001e07 	.word	0x08001e07
 8001d7c:	08001e07 	.word	0x08001e07
 8001d80:	08001e07 	.word	0x08001e07
 8001d84:	08001e07 	.word	0x08001e07
 8001d88:	08001e07 	.word	0x08001e07
 8001d8c:	08001e07 	.word	0x08001e07
 8001d90:	08001e07 	.word	0x08001e07
 8001d94:	08001e07 	.word	0x08001e07
 8001d98:	08001e07 	.word	0x08001e07
 8001d9c:	08001db5 	.word	0x08001db5
 8001da0:	08001dc9 	.word	0x08001dc9
 8001da4:	4a82      	ldr	r2, [pc, #520]	; (8001fb0 <HAL_GPIO_Init+0x2d8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d013      	beq.n	8001dd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001daa:	e02c      	b.n	8001e06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	623b      	str	r3, [r7, #32]
          break;
 8001db2:	e029      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	3304      	adds	r3, #4
 8001dba:	623b      	str	r3, [r7, #32]
          break;
 8001dbc:	e024      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	3308      	adds	r3, #8
 8001dc4:	623b      	str	r3, [r7, #32]
          break;
 8001dc6:	e01f      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	330c      	adds	r3, #12
 8001dce:	623b      	str	r3, [r7, #32]
          break;
 8001dd0:	e01a      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dda:	2304      	movs	r3, #4
 8001ddc:	623b      	str	r3, [r7, #32]
          break;
 8001dde:	e013      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d105      	bne.n	8001df4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de8:	2308      	movs	r3, #8
 8001dea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69fa      	ldr	r2, [r7, #28]
 8001df0:	611a      	str	r2, [r3, #16]
          break;
 8001df2:	e009      	b.n	8001e08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df4:	2308      	movs	r3, #8
 8001df6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	615a      	str	r2, [r3, #20]
          break;
 8001dfe:	e003      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
          break;
 8001e04:	e000      	b.n	8001e08 <HAL_GPIO_Init+0x130>
          break;
 8001e06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	2bff      	cmp	r3, #255	; 0xff
 8001e0c:	d801      	bhi.n	8001e12 <HAL_GPIO_Init+0x13a>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	e001      	b.n	8001e16 <HAL_GPIO_Init+0x13e>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3304      	adds	r3, #4
 8001e16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2bff      	cmp	r3, #255	; 0xff
 8001e1c:	d802      	bhi.n	8001e24 <HAL_GPIO_Init+0x14c>
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	e002      	b.n	8001e2a <HAL_GPIO_Init+0x152>
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	3b08      	subs	r3, #8
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	210f      	movs	r1, #15
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	fa01 f303 	lsl.w	r3, r1, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	401a      	ands	r2, r3
 8001e3c:	6a39      	ldr	r1, [r7, #32]
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	fa01 f303 	lsl.w	r3, r1, r3
 8001e44:	431a      	orrs	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 8090 	beq.w	8001f78 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e58:	4b56      	ldr	r3, [pc, #344]	; (8001fb4 <HAL_GPIO_Init+0x2dc>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	4a55      	ldr	r2, [pc, #340]	; (8001fb4 <HAL_GPIO_Init+0x2dc>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6193      	str	r3, [r2, #24]
 8001e64:	4b53      	ldr	r3, [pc, #332]	; (8001fb4 <HAL_GPIO_Init+0x2dc>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	f003 0301 	and.w	r3, r3, #1
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e70:	4a51      	ldr	r2, [pc, #324]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e74:	089b      	lsrs	r3, r3, #2
 8001e76:	3302      	adds	r3, #2
 8001e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	f003 0303 	and.w	r3, r3, #3
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	220f      	movs	r2, #15
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4013      	ands	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a49      	ldr	r2, [pc, #292]	; (8001fbc <HAL_GPIO_Init+0x2e4>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00d      	beq.n	8001eb8 <HAL_GPIO_Init+0x1e0>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a48      	ldr	r2, [pc, #288]	; (8001fc0 <HAL_GPIO_Init+0x2e8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d007      	beq.n	8001eb4 <HAL_GPIO_Init+0x1dc>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a47      	ldr	r2, [pc, #284]	; (8001fc4 <HAL_GPIO_Init+0x2ec>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d101      	bne.n	8001eb0 <HAL_GPIO_Init+0x1d8>
 8001eac:	2302      	movs	r3, #2
 8001eae:	e004      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e002      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <HAL_GPIO_Init+0x1e2>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ebc:	f002 0203 	and.w	r2, r2, #3
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	4093      	lsls	r3, r2
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eca:	493b      	ldr	r1, [pc, #236]	; (8001fb8 <HAL_GPIO_Init+0x2e0>)
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d006      	beq.n	8001ef2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ee4:	4b38      	ldr	r3, [pc, #224]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	4937      	ldr	r1, [pc, #220]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	608b      	str	r3, [r1, #8]
 8001ef0:	e006      	b.n	8001f00 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ef2:	4b35      	ldr	r3, [pc, #212]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	4933      	ldr	r1, [pc, #204]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001efc:	4013      	ands	r3, r2
 8001efe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d006      	beq.n	8001f1a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f0c:	4b2e      	ldr	r3, [pc, #184]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	492d      	ldr	r1, [pc, #180]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	60cb      	str	r3, [r1, #12]
 8001f18:	e006      	b.n	8001f28 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f1a:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f1c:	68da      	ldr	r2, [r3, #12]
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	4929      	ldr	r1, [pc, #164]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d006      	beq.n	8001f42 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f34:	4b24      	ldr	r3, [pc, #144]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	4923      	ldr	r1, [pc, #140]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	604b      	str	r3, [r1, #4]
 8001f40:	e006      	b.n	8001f50 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f42:	4b21      	ldr	r3, [pc, #132]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	491f      	ldr	r1, [pc, #124]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d006      	beq.n	8001f6a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f5c:	4b1a      	ldr	r3, [pc, #104]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4919      	ldr	r1, [pc, #100]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	600b      	str	r3, [r1, #0]
 8001f68:	e006      	b.n	8001f78 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	4915      	ldr	r1, [pc, #84]	; (8001fc8 <HAL_GPIO_Init+0x2f0>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	fa22 f303 	lsr.w	r3, r2, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f47f aeaf 	bne.w	8001cec <HAL_GPIO_Init+0x14>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	bf00      	nop
 8001f92:	372c      	adds	r7, #44	; 0x2c
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	10320000 	.word	0x10320000
 8001fa0:	10310000 	.word	0x10310000
 8001fa4:	10220000 	.word	0x10220000
 8001fa8:	10210000 	.word	0x10210000
 8001fac:	10120000 	.word	0x10120000
 8001fb0:	10110000 	.word	0x10110000
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	40010000 	.word	0x40010000
 8001fbc:	40010800 	.word	0x40010800
 8001fc0:	40010c00 	.word	0x40010c00
 8001fc4:	40011000 	.word	0x40011000
 8001fc8:	40010400 	.word	0x40010400

08001fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	887b      	ldrh	r3, [r7, #2]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	e001      	b.n	8001fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr

08001ffa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	807b      	strh	r3, [r7, #2]
 8002006:	4613      	mov	r3, r2
 8002008:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800200a:	787b      	ldrb	r3, [r7, #1]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002016:	e003      	b.n	8002020 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	041a      	lsls	r2, r3, #16
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	611a      	str	r2, [r3, #16]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr
	...

0800202c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e26c      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	f000 8087 	beq.w	800215a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800204c:	4b92      	ldr	r3, [pc, #584]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b04      	cmp	r3, #4
 8002056:	d00c      	beq.n	8002072 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002058:	4b8f      	ldr	r3, [pc, #572]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 030c 	and.w	r3, r3, #12
 8002060:	2b08      	cmp	r3, #8
 8002062:	d112      	bne.n	800208a <HAL_RCC_OscConfig+0x5e>
 8002064:	4b8c      	ldr	r3, [pc, #560]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002070:	d10b      	bne.n	800208a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002072:	4b89      	ldr	r3, [pc, #548]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d06c      	beq.n	8002158 <HAL_RCC_OscConfig+0x12c>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d168      	bne.n	8002158 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e246      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_OscConfig+0x76>
 8002094:	4b80      	ldr	r3, [pc, #512]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a7f      	ldr	r2, [pc, #508]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800209a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	e02e      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x98>
 80020aa:	4b7b      	ldr	r3, [pc, #492]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a7a      	ldr	r2, [pc, #488]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	4b78      	ldr	r3, [pc, #480]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a77      	ldr	r2, [pc, #476]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e01d      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0xbc>
 80020ce:	4b72      	ldr	r3, [pc, #456]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a71      	ldr	r2, [pc, #452]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b6f      	ldr	r3, [pc, #444]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a6e      	ldr	r2, [pc, #440]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0xd4>
 80020e8:	4b6b      	ldr	r3, [pc, #428]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a6a      	ldr	r2, [pc, #424]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a67      	ldr	r2, [pc, #412]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80020fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d013      	beq.n	8002130 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fcce 	bl	8001aa8 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff fcca 	bl	8001aa8 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e1fa      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b5d      	ldr	r3, [pc, #372]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xe4>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7ff fcba 	bl	8001aa8 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7ff fcb6 	bl	8001aa8 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1e6      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214a:	4b53      	ldr	r3, [pc, #332]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x10c>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d063      	beq.n	800222e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002166:	4b4c      	ldr	r3, [pc, #304]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002172:	4b49      	ldr	r3, [pc, #292]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b08      	cmp	r3, #8
 800217c:	d11c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x18c>
 800217e:	4b46      	ldr	r3, [pc, #280]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d116      	bne.n	80021b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218a:	4b43      	ldr	r3, [pc, #268]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <HAL_RCC_OscConfig+0x176>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d001      	beq.n	80021a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e1ba      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a2:	4b3d      	ldr	r3, [pc, #244]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4939      	ldr	r1, [pc, #228]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	e03a      	b.n	800222e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c0:	4b36      	ldr	r3, [pc, #216]	; (800229c <HAL_RCC_OscConfig+0x270>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7ff fc6f 	bl	8001aa8 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ce:	f7ff fc6b 	bl	8001aa8 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e19b      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	4b2d      	ldr	r3, [pc, #180]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b2a      	ldr	r3, [pc, #168]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4927      	ldr	r1, [pc, #156]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e015      	b.n	800222e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002202:	4b26      	ldr	r3, [pc, #152]	; (800229c <HAL_RCC_OscConfig+0x270>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002208:	f7ff fc4e 	bl	8001aa8 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002210:	f7ff fc4a 	bl	8001aa8 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e17a      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002222:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d03a      	beq.n	80022b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d019      	beq.n	8002276 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002242:	4b17      	ldr	r3, [pc, #92]	; (80022a0 <HAL_RCC_OscConfig+0x274>)
 8002244:	2201      	movs	r2, #1
 8002246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002248:	f7ff fc2e 	bl	8001aa8 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002250:	f7ff fc2a 	bl	8001aa8 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e15a      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002262:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_RCC_OscConfig+0x26c>)
 8002264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800226e:	2001      	movs	r0, #1
 8002270:	f000 fa9a 	bl	80027a8 <RCC_Delay>
 8002274:	e01c      	b.n	80022b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_RCC_OscConfig+0x274>)
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227c:	f7ff fc14 	bl	8001aa8 <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002282:	e00f      	b.n	80022a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002284:	f7ff fc10 	bl	8001aa8 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d908      	bls.n	80022a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e140      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	42420000 	.word	0x42420000
 80022a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a4:	4b9e      	ldr	r3, [pc, #632]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d1e9      	bne.n	8002284 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80a6 	beq.w	800240a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022be:	2300      	movs	r3, #0
 80022c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c2:	4b97      	ldr	r3, [pc, #604]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10d      	bne.n	80022ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	4b94      	ldr	r3, [pc, #592]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	4a93      	ldr	r2, [pc, #588]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80022d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d8:	61d3      	str	r3, [r2, #28]
 80022da:	4b91      	ldr	r3, [pc, #580]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e6:	2301      	movs	r3, #1
 80022e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ea:	4b8e      	ldr	r3, [pc, #568]	; (8002524 <HAL_RCC_OscConfig+0x4f8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d118      	bne.n	8002328 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022f6:	4b8b      	ldr	r3, [pc, #556]	; (8002524 <HAL_RCC_OscConfig+0x4f8>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a8a      	ldr	r2, [pc, #552]	; (8002524 <HAL_RCC_OscConfig+0x4f8>)
 80022fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002302:	f7ff fbd1 	bl	8001aa8 <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230a:	f7ff fbcd 	bl	8001aa8 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b64      	cmp	r3, #100	; 0x64
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e0fd      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800231c:	4b81      	ldr	r3, [pc, #516]	; (8002524 <HAL_RCC_OscConfig+0x4f8>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d106      	bne.n	800233e <HAL_RCC_OscConfig+0x312>
 8002330:	4b7b      	ldr	r3, [pc, #492]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	4a7a      	ldr	r2, [pc, #488]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	e02d      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10c      	bne.n	8002360 <HAL_RCC_OscConfig+0x334>
 8002346:	4b76      	ldr	r3, [pc, #472]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4a75      	ldr	r2, [pc, #468]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	6213      	str	r3, [r2, #32]
 8002352:	4b73      	ldr	r3, [pc, #460]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a72      	ldr	r2, [pc, #456]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002358:	f023 0304 	bic.w	r3, r3, #4
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	e01c      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	2b05      	cmp	r3, #5
 8002366:	d10c      	bne.n	8002382 <HAL_RCC_OscConfig+0x356>
 8002368:	4b6d      	ldr	r3, [pc, #436]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a6c      	ldr	r2, [pc, #432]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800236e:	f043 0304 	orr.w	r3, r3, #4
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	4b6a      	ldr	r3, [pc, #424]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4a69      	ldr	r2, [pc, #420]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	6213      	str	r3, [r2, #32]
 8002380:	e00b      	b.n	800239a <HAL_RCC_OscConfig+0x36e>
 8002382:	4b67      	ldr	r3, [pc, #412]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	4a66      	ldr	r2, [pc, #408]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002388:	f023 0301 	bic.w	r3, r3, #1
 800238c:	6213      	str	r3, [r2, #32]
 800238e:	4b64      	ldr	r3, [pc, #400]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	4a63      	ldr	r2, [pc, #396]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002394:	f023 0304 	bic.w	r3, r3, #4
 8002398:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d015      	beq.n	80023ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a2:	f7ff fb81 	bl	8001aa8 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7ff fb7d 	bl	8001aa8 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e0ab      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c0:	4b57      	ldr	r3, [pc, #348]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0ee      	beq.n	80023aa <HAL_RCC_OscConfig+0x37e>
 80023cc:	e014      	b.n	80023f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ce:	f7ff fb6b 	bl	8001aa8 <HAL_GetTick>
 80023d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d4:	e00a      	b.n	80023ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7ff fb67 	bl	8001aa8 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e095      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ec:	4b4c      	ldr	r3, [pc, #304]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1ee      	bne.n	80023d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d105      	bne.n	800240a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fe:	4b48      	ldr	r3, [pc, #288]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4a47      	ldr	r2, [pc, #284]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002408:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 8081 	beq.w	8002516 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002414:	4b42      	ldr	r3, [pc, #264]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 030c 	and.w	r3, r3, #12
 800241c:	2b08      	cmp	r3, #8
 800241e:	d061      	beq.n	80024e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	2b02      	cmp	r3, #2
 8002426:	d146      	bne.n	80024b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002428:	4b3f      	ldr	r3, [pc, #252]	; (8002528 <HAL_RCC_OscConfig+0x4fc>)
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242e:	f7ff fb3b 	bl	8001aa8 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002436:	f7ff fb37 	bl	8001aa8 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e067      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002448:	4b35      	ldr	r3, [pc, #212]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f0      	bne.n	8002436 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800245c:	d108      	bne.n	8002470 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800245e:	4b30      	ldr	r3, [pc, #192]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	492d      	ldr	r1, [pc, #180]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 800246c:	4313      	orrs	r3, r2
 800246e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a19      	ldr	r1, [r3, #32]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	430b      	orrs	r3, r1
 8002482:	4927      	ldr	r1, [pc, #156]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002488:	4b27      	ldr	r3, [pc, #156]	; (8002528 <HAL_RCC_OscConfig+0x4fc>)
 800248a:	2201      	movs	r2, #1
 800248c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248e:	f7ff fb0b 	bl	8001aa8 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002496:	f7ff fb07 	bl	8001aa8 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e037      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024a8:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x46a>
 80024b4:	e02f      	b.n	8002516 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b6:	4b1c      	ldr	r3, [pc, #112]	; (8002528 <HAL_RCC_OscConfig+0x4fc>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7ff faf4 	bl	8001aa8 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7ff faf0 	bl	8001aa8 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e020      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f0      	bne.n	80024c4 <HAL_RCC_OscConfig+0x498>
 80024e2:	e018      	b.n	8002516 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d101      	bne.n	80024f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e013      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024f0:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_RCC_OscConfig+0x4f4>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	429a      	cmp	r2, r3
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800250e:	429a      	cmp	r2, r3
 8002510:	d001      	beq.n	8002516 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000
 8002524:	40007000 	.word	0x40007000
 8002528:	42420060 	.word	0x42420060

0800252c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0d0      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002540:	4b6a      	ldr	r3, [pc, #424]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	429a      	cmp	r2, r3
 800254c:	d910      	bls.n	8002570 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800254e:	4b67      	ldr	r3, [pc, #412]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f023 0207 	bic.w	r2, r3, #7
 8002556:	4965      	ldr	r1, [pc, #404]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	4313      	orrs	r3, r2
 800255c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800255e:	4b63      	ldr	r3, [pc, #396]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d001      	beq.n	8002570 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0b8      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d020      	beq.n	80025be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d005      	beq.n	8002594 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002588:	4b59      	ldr	r3, [pc, #356]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4a58      	ldr	r2, [pc, #352]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002592:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0308 	and.w	r3, r3, #8
 800259c:	2b00      	cmp	r3, #0
 800259e:	d005      	beq.n	80025ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a0:	4b53      	ldr	r3, [pc, #332]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	4a52      	ldr	r2, [pc, #328]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ac:	4b50      	ldr	r3, [pc, #320]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	494d      	ldr	r1, [pc, #308]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d040      	beq.n	800264c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d107      	bne.n	80025e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d2:	4b47      	ldr	r3, [pc, #284]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d115      	bne.n	800260a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e07f      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d107      	bne.n	80025fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ea:	4b41      	ldr	r3, [pc, #260]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d109      	bne.n	800260a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e073      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025fa:	4b3d      	ldr	r3, [pc, #244]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e06b      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800260a:	4b39      	ldr	r3, [pc, #228]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f023 0203 	bic.w	r2, r3, #3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	4936      	ldr	r1, [pc, #216]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002618:	4313      	orrs	r3, r2
 800261a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800261c:	f7ff fa44 	bl	8001aa8 <HAL_GetTick>
 8002620:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002622:	e00a      	b.n	800263a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002624:	f7ff fa40 	bl	8001aa8 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002632:	4293      	cmp	r3, r2
 8002634:	d901      	bls.n	800263a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e053      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800263a:	4b2d      	ldr	r3, [pc, #180]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f003 020c 	and.w	r2, r3, #12
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	429a      	cmp	r2, r3
 800264a:	d1eb      	bne.n	8002624 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800264c:	4b27      	ldr	r3, [pc, #156]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d210      	bcs.n	800267c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265a:	4b24      	ldr	r3, [pc, #144]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 0207 	bic.w	r2, r3, #7
 8002662:	4922      	ldr	r1, [pc, #136]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	4313      	orrs	r3, r2
 8002668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	4b20      	ldr	r3, [pc, #128]	; (80026ec <HAL_RCC_ClockConfig+0x1c0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e032      	b.n	80026e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	d008      	beq.n	800269a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002688:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	4916      	ldr	r1, [pc, #88]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	4313      	orrs	r3, r2
 8002698:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d009      	beq.n	80026ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026a6:	4b12      	ldr	r3, [pc, #72]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	490e      	ldr	r1, [pc, #56]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026ba:	f000 f821 	bl	8002700 <HAL_RCC_GetSysClockFreq>
 80026be:	4602      	mov	r2, r0
 80026c0:	4b0b      	ldr	r3, [pc, #44]	; (80026f0 <HAL_RCC_ClockConfig+0x1c4>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	091b      	lsrs	r3, r3, #4
 80026c6:	f003 030f 	and.w	r3, r3, #15
 80026ca:	490a      	ldr	r1, [pc, #40]	; (80026f4 <HAL_RCC_ClockConfig+0x1c8>)
 80026cc:	5ccb      	ldrb	r3, [r1, r3]
 80026ce:	fa22 f303 	lsr.w	r3, r2, r3
 80026d2:	4a09      	ldr	r2, [pc, #36]	; (80026f8 <HAL_RCC_ClockConfig+0x1cc>)
 80026d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026d6:	4b09      	ldr	r3, [pc, #36]	; (80026fc <HAL_RCC_ClockConfig+0x1d0>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff f9a2 	bl	8001a24 <HAL_InitTick>

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40022000 	.word	0x40022000
 80026f0:	40021000 	.word	0x40021000
 80026f4:	0800300c 	.word	0x0800300c
 80026f8:	20000050 	.word	0x20000050
 80026fc:	20000054 	.word	0x20000054

08002700 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002700:	b480      	push	{r7}
 8002702:	b087      	sub	sp, #28
 8002704:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800271a:	4b1e      	ldr	r3, [pc, #120]	; (8002794 <HAL_RCC_GetSysClockFreq+0x94>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	2b04      	cmp	r3, #4
 8002728:	d002      	beq.n	8002730 <HAL_RCC_GetSysClockFreq+0x30>
 800272a:	2b08      	cmp	r3, #8
 800272c:	d003      	beq.n	8002736 <HAL_RCC_GetSysClockFreq+0x36>
 800272e:	e027      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002730:	4b19      	ldr	r3, [pc, #100]	; (8002798 <HAL_RCC_GetSysClockFreq+0x98>)
 8002732:	613b      	str	r3, [r7, #16]
      break;
 8002734:	e027      	b.n	8002786 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	0c9b      	lsrs	r3, r3, #18
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	4a17      	ldr	r2, [pc, #92]	; (800279c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002740:	5cd3      	ldrb	r3, [r2, r3]
 8002742:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d010      	beq.n	8002770 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800274e:	4b11      	ldr	r3, [pc, #68]	; (8002794 <HAL_RCC_GetSysClockFreq+0x94>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	0c5b      	lsrs	r3, r3, #17
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	4a11      	ldr	r2, [pc, #68]	; (80027a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800275a:	5cd3      	ldrb	r3, [r2, r3]
 800275c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a0d      	ldr	r2, [pc, #52]	; (8002798 <HAL_RCC_GetSysClockFreq+0x98>)
 8002762:	fb02 f203 	mul.w	r2, r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	fbb2 f3f3 	udiv	r3, r2, r3
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	e004      	b.n	800277a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a0c      	ldr	r2, [pc, #48]	; (80027a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002774:	fb02 f303 	mul.w	r3, r2, r3
 8002778:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	613b      	str	r3, [r7, #16]
      break;
 800277e:	e002      	b.n	8002786 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002780:	4b05      	ldr	r3, [pc, #20]	; (8002798 <HAL_RCC_GetSysClockFreq+0x98>)
 8002782:	613b      	str	r3, [r7, #16]
      break;
 8002784:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002786:	693b      	ldr	r3, [r7, #16]
}
 8002788:	4618      	mov	r0, r3
 800278a:	371c      	adds	r7, #28
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40021000 	.word	0x40021000
 8002798:	007a1200 	.word	0x007a1200
 800279c:	0800301c 	.word	0x0800301c
 80027a0:	0800302c 	.word	0x0800302c
 80027a4:	003d0900 	.word	0x003d0900

080027a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027b0:	4b0a      	ldr	r3, [pc, #40]	; (80027dc <RCC_Delay+0x34>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <RCC_Delay+0x38>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	0a5b      	lsrs	r3, r3, #9
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	fb02 f303 	mul.w	r3, r2, r3
 80027c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027c4:	bf00      	nop
  }
  while (Delay --);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1e5a      	subs	r2, r3, #1
 80027ca:	60fa      	str	r2, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <RCC_Delay+0x1c>
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr
 80027dc:	20000050 	.word	0x20000050
 80027e0:	10624dd3 	.word	0x10624dd3

080027e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e041      	b.n	800287a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d106      	bne.n	8002810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff f872 	bl	80018f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3304      	adds	r3, #4
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f000 fa56 	bl	8002cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b01      	cmp	r3, #1
 8002896:	d001      	beq.n	800289c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e035      	b.n	8002908 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0201 	orr.w	r2, r2, #1
 80028b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a16      	ldr	r2, [pc, #88]	; (8002914 <HAL_TIM_Base_Start_IT+0x90>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d009      	beq.n	80028d2 <HAL_TIM_Base_Start_IT+0x4e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c6:	d004      	beq.n	80028d2 <HAL_TIM_Base_Start_IT+0x4e>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a12      	ldr	r2, [pc, #72]	; (8002918 <HAL_TIM_Base_Start_IT+0x94>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d111      	bne.n	80028f6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2b06      	cmp	r3, #6
 80028e2:	d010      	beq.n	8002906 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028f4:	e007      	b.n	8002906 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f042 0201 	orr.w	r2, r2, #1
 8002904:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40012c00 	.word	0x40012c00
 8002918:	40000400 	.word	0x40000400

0800291c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d020      	beq.n	8002980 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d01b      	beq.n	8002980 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f06f 0202 	mvn.w	r2, #2
 8002950:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f998 	bl	8002c9c <HAL_TIM_IC_CaptureCallback>
 800296c:	e005      	b.n	800297a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 f98b 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f99a 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	2b00      	cmp	r3, #0
 8002988:	d020      	beq.n	80029cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01b      	beq.n	80029cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0204 	mvn.w	r2, #4
 800299c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2202      	movs	r2, #2
 80029a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f972 	bl	8002c9c <HAL_TIM_IC_CaptureCallback>
 80029b8:	e005      	b.n	80029c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f965 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f974 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d020      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f003 0308 	and.w	r3, r3, #8
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01b      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0208 	mvn.w	r2, #8
 80029e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2204      	movs	r2, #4
 80029ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f94c 	bl	8002c9c <HAL_TIM_IC_CaptureCallback>
 8002a04:	e005      	b.n	8002a12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f93f 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 f94e 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d020      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0310 	and.w	r3, r3, #16
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01b      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f06f 0210 	mvn.w	r2, #16
 8002a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2208      	movs	r2, #8
 8002a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f926 	bl	8002c9c <HAL_TIM_IC_CaptureCallback>
 8002a50:	e005      	b.n	8002a5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f919 	bl	8002c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f928 	bl	8002cae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0201 	mvn.w	r2, #1
 8002a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7fe fb2c 	bl	80010e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 fa6f 	bl	8002f8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f8f8 	bl	8002cc0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00c      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d007      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0220 	mvn.w	r2, #32
 8002aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fa42 	bl	8002f78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002af4:	bf00      	nop
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b06:	2300      	movs	r3, #0
 8002b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_TIM_ConfigClockSource+0x1c>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e0b4      	b.n	8002c82 <HAL_TIM_ConfigClockSource+0x186>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b50:	d03e      	beq.n	8002bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8002b52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b56:	f200 8087 	bhi.w	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b5e:	f000 8086 	beq.w	8002c6e <HAL_TIM_ConfigClockSource+0x172>
 8002b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b66:	d87f      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b68:	2b70      	cmp	r3, #112	; 0x70
 8002b6a:	d01a      	beq.n	8002ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8002b6c:	2b70      	cmp	r3, #112	; 0x70
 8002b6e:	d87b      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b70:	2b60      	cmp	r3, #96	; 0x60
 8002b72:	d050      	beq.n	8002c16 <HAL_TIM_ConfigClockSource+0x11a>
 8002b74:	2b60      	cmp	r3, #96	; 0x60
 8002b76:	d877      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b78:	2b50      	cmp	r3, #80	; 0x50
 8002b7a:	d03c      	beq.n	8002bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8002b7c:	2b50      	cmp	r3, #80	; 0x50
 8002b7e:	d873      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b80:	2b40      	cmp	r3, #64	; 0x40
 8002b82:	d058      	beq.n	8002c36 <HAL_TIM_ConfigClockSource+0x13a>
 8002b84:	2b40      	cmp	r3, #64	; 0x40
 8002b86:	d86f      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b88:	2b30      	cmp	r3, #48	; 0x30
 8002b8a:	d064      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b8c:	2b30      	cmp	r3, #48	; 0x30
 8002b8e:	d86b      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b90:	2b20      	cmp	r3, #32
 8002b92:	d060      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d867      	bhi.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d05c      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	d05a      	beq.n	8002c56 <HAL_TIM_ConfigClockSource+0x15a>
 8002ba0:	e062      	b.n	8002c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	6899      	ldr	r1, [r3, #8]
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f000 f96a 	bl	8002e8a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	609a      	str	r2, [r3, #8]
      break;
 8002bce:	e04f      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6818      	ldr	r0, [r3, #0]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	6899      	ldr	r1, [r3, #8]
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f000 f953 	bl	8002e8a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bf2:	609a      	str	r2, [r3, #8]
      break;
 8002bf4:	e03c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6818      	ldr	r0, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6859      	ldr	r1, [r3, #4]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	461a      	mov	r2, r3
 8002c04:	f000 f8ca 	bl	8002d9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2150      	movs	r1, #80	; 0x50
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 f921 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002c14:	e02c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6818      	ldr	r0, [r3, #0]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	6859      	ldr	r1, [r3, #4]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f000 f8e8 	bl	8002df8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2160      	movs	r1, #96	; 0x60
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f911 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002c34:	e01c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6859      	ldr	r1, [r3, #4]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	461a      	mov	r2, r3
 8002c44:	f000 f8aa 	bl	8002d9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2140      	movs	r1, #64	; 0x40
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f901 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002c54:	e00c      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4610      	mov	r0, r2
 8002c62:	f000 f8f8 	bl	8002e56 <TIM_ITRx_SetConfig>
      break;
 8002c66:	e003      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c6c:	e000      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr

08002c9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr

08002cae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b083      	sub	sp, #12
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bc80      	pop	{r7}
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr
	...

08002cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a2b      	ldr	r2, [pc, #172]	; (8002d94 <TIM_Base_SetConfig+0xc0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d007      	beq.n	8002cfc <TIM_Base_SetConfig+0x28>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf2:	d003      	beq.n	8002cfc <TIM_Base_SetConfig+0x28>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a28      	ldr	r2, [pc, #160]	; (8002d98 <TIM_Base_SetConfig+0xc4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d108      	bne.n	8002d0e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a20      	ldr	r2, [pc, #128]	; (8002d94 <TIM_Base_SetConfig+0xc0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d007      	beq.n	8002d26 <TIM_Base_SetConfig+0x52>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1c:	d003      	beq.n	8002d26 <TIM_Base_SetConfig+0x52>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a1d      	ldr	r2, [pc, #116]	; (8002d98 <TIM_Base_SetConfig+0xc4>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d108      	bne.n	8002d38 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a0d      	ldr	r2, [pc, #52]	; (8002d94 <TIM_Base_SetConfig+0xc0>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d103      	bne.n	8002d6c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	f023 0201 	bic.w	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	611a      	str	r2, [r3, #16]
  }
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	40000400 	.word	0x40000400

08002d9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	f023 0201 	bic.w	r2, r3, #1
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f023 030a 	bic.w	r3, r3, #10
 8002dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	621a      	str	r2, [r3, #32]
}
 8002dee:	bf00      	nop
 8002df0:	371c      	adds	r7, #28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b087      	sub	sp, #28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	f023 0210 	bic.w	r2, r3, #16
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	031b      	lsls	r3, r3, #12
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e34:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	011b      	lsls	r3, r3, #4
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	621a      	str	r2, [r3, #32]
}
 8002e4c:	bf00      	nop
 8002e4e:	371c      	adds	r7, #28
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr

08002e56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b085      	sub	sp, #20
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
 8002e5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f043 0307 	orr.w	r3, r3, #7
 8002e78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	609a      	str	r2, [r3, #8]
}
 8002e80:	bf00      	nop
 8002e82:	3714      	adds	r7, #20
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b087      	sub	sp, #28
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ea4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	021a      	lsls	r2, r3, #8
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	609a      	str	r2, [r3, #8]
}
 8002ebe:	bf00      	nop
 8002ec0:	371c      	adds	r7, #28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002edc:	2302      	movs	r3, #2
 8002ede:	e041      	b.n	8002f64 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a14      	ldr	r2, [pc, #80]	; (8002f70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d009      	beq.n	8002f38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f2c:	d004      	beq.n	8002f38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a10      	ldr	r2, [pc, #64]	; (8002f74 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d10c      	bne.n	8002f52 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40000400 	.word	0x40000400

08002f78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr

08002f8a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f92:	bf00      	nop
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bc80      	pop	{r7}
 8002f9a:	4770      	bx	lr

08002f9c <__libc_init_array>:
 8002f9c:	b570      	push	{r4, r5, r6, lr}
 8002f9e:	2600      	movs	r6, #0
 8002fa0:	4d0c      	ldr	r5, [pc, #48]	; (8002fd4 <__libc_init_array+0x38>)
 8002fa2:	4c0d      	ldr	r4, [pc, #52]	; (8002fd8 <__libc_init_array+0x3c>)
 8002fa4:	1b64      	subs	r4, r4, r5
 8002fa6:	10a4      	asrs	r4, r4, #2
 8002fa8:	42a6      	cmp	r6, r4
 8002faa:	d109      	bne.n	8002fc0 <__libc_init_array+0x24>
 8002fac:	f000 f822 	bl	8002ff4 <_init>
 8002fb0:	2600      	movs	r6, #0
 8002fb2:	4d0a      	ldr	r5, [pc, #40]	; (8002fdc <__libc_init_array+0x40>)
 8002fb4:	4c0a      	ldr	r4, [pc, #40]	; (8002fe0 <__libc_init_array+0x44>)
 8002fb6:	1b64      	subs	r4, r4, r5
 8002fb8:	10a4      	asrs	r4, r4, #2
 8002fba:	42a6      	cmp	r6, r4
 8002fbc:	d105      	bne.n	8002fca <__libc_init_array+0x2e>
 8002fbe:	bd70      	pop	{r4, r5, r6, pc}
 8002fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fc4:	4798      	blx	r3
 8002fc6:	3601      	adds	r6, #1
 8002fc8:	e7ee      	b.n	8002fa8 <__libc_init_array+0xc>
 8002fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fce:	4798      	blx	r3
 8002fd0:	3601      	adds	r6, #1
 8002fd2:	e7f2      	b.n	8002fba <__libc_init_array+0x1e>
 8002fd4:	08003030 	.word	0x08003030
 8002fd8:	08003030 	.word	0x08003030
 8002fdc:	08003030 	.word	0x08003030
 8002fe0:	08003034 	.word	0x08003034

08002fe4 <memset>:
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	4402      	add	r2, r0
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d100      	bne.n	8002fee <memset+0xa>
 8002fec:	4770      	bx	lr
 8002fee:	f803 1b01 	strb.w	r1, [r3], #1
 8002ff2:	e7f9      	b.n	8002fe8 <memset+0x4>

08002ff4 <_init>:
 8002ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ff6:	bf00      	nop
 8002ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ffa:	bc08      	pop	{r3}
 8002ffc:	469e      	mov	lr, r3
 8002ffe:	4770      	bx	lr

08003000 <_fini>:
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003002:	bf00      	nop
 8003004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003006:	bc08      	pop	{r3}
 8003008:	469e      	mov	lr, r3
 800300a:	4770      	bx	lr
