{
  "id": "58",
  "stream": "electronics-and-communication-engineering",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "\u2013 0.5 (Range : \u2013 0.55 to \u2013 0.45) \nSol.\n \nGiven Op-Amp circuit is shown below,\n3\nR\nth\nR\nR\nR\nR\n2\nR\n0\nV\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\n0\nb\n1\nb\n2\nb\n3\nb\nth\nV\n1.6V\n\uf02b\n1.6V\n\uf02b\nCalculation of \nth\nV\n  :\nGeneralized form of \nth\nV\n  is,\nCC\nCC\nCC\nCC\nth\nb V\nbV\nb V\nbV\nV\n\uf02b\n\uf02b\n\uf02b\n\uf03d\n0\n1\n2\n3\n0\n1\n2\n3\n4\n2\n2\n2\n2\n2\n\n(1 1.6V)\n(4 1.6V)\n0.5 V\n16\nth\nV\n\uf0b4\n\uf02b\n\uf0b4\n\uf03d\n\uf03d\nCalculation of \nth\nR\n  :\nR\nR\nR\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\nth\nR\n\n\uf07b\n\uf07d\n\uf07b\n\uf07d\n\uf07b\n\uf07d\n[(2\n2 )\n] 2\n2\n2\nth\nR\nR\nR\nR\nR\nR\nR\nR\nR\nR\n\uf0e9\n\uf0f9\n\uf0e9\n\uf0f9\n\uf03d\n\uf02b\n\uf02b\n\uf02b\n\uf03d\n\uf0eb\n\uf0fb\n\uf0eb\n\uf0fb\n\nEquivalent circuit will be,\n3\nR\nth\nR\nR\n\uf03d\n2\nR\n0\nV\nV\nth\n = 0.5 V\n3\nR\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n84\n\nOutput of above inverting Op-Amp is,\n0\n3\n0.5\n0.5 V\n3\nR\nV\nR\n\uf02d\n\uf03d\n\uf0b4\n\uf03d\uf02d\nHence, the correct answer is \u2013 0.5 V.\n \nQuestion 59 \n \n \nElectronic Devices\n \n \nConsider the circuit shown with an ideal long channel \nn\nMOSFET (enhancement-mode, substrate is \nconnected to the source). The transistor is appropriately biased in the saturation region with \nGG\nV\n and \nDD\nV\nsuch that it acts as a linear amplifier. \ni\nv\n  is the small-signal ac input voltage. \nA\nv\n  and \nB\nv\n  represent the small-\nv\nv\nsignal voltages at the nodes \nA\n and \nB\n, respectively. The value of \nA\nis _______. (round off to one decimal\nB\nplace)\nDD\nV\n4k\n\uf057\nA\nB\ni\nv\nGG\nV\n2k\n\uf057\n \n\u2013 2 (Range : \u2013 2.1 to \u2013 1.9) \nSol.\n \n..\nMethod 1\n..\n \n \nGiven circuit is shown below,\nDD\nV\nD\nI\n4k\n\uf057\nD\nR\nD\nA\n0\nG\nI\n\uf03d\nG\nB\nS\ni\nV\ns\nI\ns\nR\n2k\n\uf057\nGG\nV\nFrom above figure, \n \n \n0\nG\nI\n \uf03d\nSo, \nD\nS\nI\nI\n\uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n85\n\nAC equivalent circuit :\n(i) All capacitors are short circuited.\n(ii) All DC voltage sources are replaced by short circuit.\n(iii)All DC current sources are replaced by open circuit.\nD\nI\n4k\n\uf057\nD\nR\nD\n(\n)\nA\nA v\nG\nS\n(\n)\nB\nB v\ns\nI\ni\nV\ns\nR\n2k\n\uf057\nSmall signal equivalent circuit is shown below,\nG\nA\nv\nD\nA\n\uf02b\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\n\uf02d\nS\n4k\u03a9\nB\nv\ni\nV\nB\nm\ngs\ng V\n2k\n\uf057\nVoltage at \nA\n, \nA\nD\nm\ngs\nv\nR g V\n\uf03d\uf02d\n \n \n \n \n\u2026(i)\nVoltage at \nB\n, \nB\ns\nm\ngs\nv\nR g V\n\uf03d\n \n \n \n \n\u2026(ii)\nR g V\nv\nR\nv\nR g V\nR\n\uf02d\n\uf02d\n\uf02d\n\uf03d\n\uf03d\n\uf03d\n\uf03d\uf02d\nThus, \n4\n2\n2\nD\nm\ngs\nA\nD\nB\ns\nm\ngs\ns\nHence, the correct answer is \u2013 2.\n..\nMethod 2\n..\nCase 1 : \nConsider output at point-A only i.e. \nA\nv\n , so given circuit behave as common source amplifier\nwhose small signal equivalent circuit is shown below,\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n86\n\nD\nG\nA\nv\nA\n\uf02b\n4k\n\uf057\nD\nR\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\nD\n(\n)\nA\nA v\n\uf02d\nS\nLoop-1\n4k\u03a9\ni\nV\nG\nS\nm\ngs\ng V\ns\nI\ni\nV\ns\nR\n2k\n\uf057\n2k\n\uf057\nFig. Common source amplifier\nApply KVL in loop-1,\n0\ni\ngs\ns\nm\ngs\nV\nV\nR g V\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n(1\n)\ni\ns\nm\ngs\nV\nR g V\n\uf03d\n\uf02b\n \n \n\u2026(i)\nVoltage at point-A is,\nA\nD\nm\ngs\nv\nR g V\n\uf03d\uf02d\n \n \n\u2026(ii)\nR g\nv\nV\nR g\n\uf02d\n\uf03d\uf02b\nD\nm\nA\nThus, \n1\n\u2026(iii)\ni\ns\nm\nCase 2 : \nConsider output at point-B only i.e. \nB\nv\n  so given circuit behave as common drain amplifier, whose\nsmall signal equivalent circuit is shown below,\nG\nD\n\uf02b\n4k\n\uf057\nD\nR\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\nD\n\uf02d\nS\nLoop-1\n4k\u03a9\ni\nV\nG\nS\n(\n)\nB\nB v\n(\n)\nB\nB v\nS\ns\nI\nm\ngs\ng V\ni\nV\ns\nR\n2k\n\uf057\n2k\n\uf057\nFig. Common drain amplifier\nApply KVL is loop-1,\n0\ni\ngs\ns\nm\ngs\nV\nV\nR g V\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n(1\n)\ni\ns\nm\ngs\nV\nR g V\n\uf03d\n\uf02b\n \n \n\u2026(iv)\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n87\n\nVoltage at point-B, \n \nB\ns\nm\ngs\nv\nR g V\n\uf03d\n  \n \n\u2026(v)\nR g\nv\nV\nR g\n\uf03d\uf02b\nThus, \n1\n\u2026(vi)\ns\nm\nB\ni\ns\nm\nFrom equation (iii) and (vi),\nV\nR g\nR g\nv\nV\nv\nR g\nR g\n\uf02d\n\uf02b\n\uf0b4\n\uf03d\n\uf0b4\n\uf02b\n1\n1\n\ni\nD\nm\ns\nm\nA\ni\nB\ns\nm\ns\nm\nv\nR\nv\nR\n\uf02d\n\uf02d\n\uf03d\n\uf03d\n\uf03d\uf02d\n4\n2\n2\nA\nD\nB\ns\nHence, the correct answer is \u2013 2.\n \nQuestion 60 \n \n \nControl System\n \n \nThe block diagram of a closed-loop control system is shown in the figure. \n( )\nR s\n , \n( )\nY s\n , and \n\ud835\udc37\n(\n\ud835\udc60\n) are the\nLaplace transforms of the time-domain signals \n\ud835\udc5f\n(\n\ud835\udc61\n), \n\ud835\udc66\n(\n\ud835\udc61\n), and \n\ud835\udc51\n(\n\ud835\udc61\n), respectively. Let the error signal be \ndefined as \n( )\n( )\n( )\ne t\nr t\ny t\n\uf03d\n\uf02d\n. Assuming the reference input \n( )\n0\nr t\n \uf03d\n for all \n\ud835\udc61\n, the steady-state error \n( )\ne\n \uf0a5\n,\ndue to a unit step disturbance \n\ud835\udc51\n(\n\ud835\udc61\n), is _________ (round off to two decimal places).\nD s\n( )\n10\n1\n(\n10)\ns s\n\uf02b\nR s\n( )\nY s\n( )\n \n\u2013 0.1 (Range : \u2013 0.11 to \u2013 0.09)",
  "question_text": "Question 58 \n \n \nAnalog Electronics \n \nConsider the circuit shown with an ideal OPAMP. The output voltage \n0\nV\n  is _______V. (round off to two\ndecimal places) \n1 k\nR\n \uf03d\n\uf057\n3\nR\nR\nR\nR\n2\nR\n15V\n\uf02b\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\n0\nV\n15V\n\uf02d\n1.6V\n\uf02b\n1.6V\n\uf02b",
  "answer_text": "\u2013 0.5 (Range : \u2013 0.55 to \u2013 0.45) \nSol.\n \nGiven Op-Amp circuit is shown below,\n3\nR\nth\nR\nR\nR\nR\n2\nR\n0\nV\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\n0\nb\n1\nb\n2\nb\n3\nb\nth\nV\n1.6V\n\uf02b\n1.6V\n\uf02b\nCalculation of \nth\nV\n  :\nGeneralized form of \nth\nV\n  is,\nCC\nCC\nCC\nCC\nth\nb V\nbV\nb V\nbV\nV\n\uf02b\n\uf02b\n\uf02b\n\uf03d\n0\n1\n2\n3\n0\n1\n2\n3\n4\n2\n2\n2\n2\n2\n\n(1 1.6V)\n(4 1.6V)\n0.5 V\n16\nth\nV\n\uf0b4\n\uf02b\n\uf0b4\n\uf03d\n\uf03d\nCalculation of \nth\nR\n  :\nR\nR\nR\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\n2\nR\nth\nR\n\n\uf07b\n\uf07d\n\uf07b\n\uf07d\n\uf07b\n\uf07d\n[(2\n2 )\n] 2\n2\n2\nth\nR\nR\nR\nR\nR\nR\nR\nR\nR\nR\n\uf0e9\n\uf0f9\n\uf0e9\n\uf0f9\n\uf03d\n\uf02b\n\uf02b\n\uf02b\n\uf03d\n\uf0eb\n\uf0fb\n\uf0eb\n\uf0fb\n\nEquivalent circuit will be,\n3\nR\nth\nR\nR\n\uf03d\n2\nR\n0\nV\nV\nth\n = 0.5 V\n3\nR\n\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n84\n\nOutput of above inverting Op-Amp is,\n0\n3\n0.5\n0.5 V\n3\nR\nV\nR\n\uf02d\n\uf03d\n\uf0b4\n\uf03d\uf02d\nHence, the correct answer is \u2013 0.5 V.\n \nQuestion 59 \n \n \nElectronic Devices\n \n \nConsider the circuit shown with an ideal long channel \nn\nMOSFET (enhancement-mode, substrate is \nconnected to the source). The transistor is appropriately biased in the saturation region with \nGG\nV\n and \nDD\nV\nsuch that it acts as a linear amplifier. \ni\nv\n  is the small-signal ac input voltage. \nA\nv\n  and \nB\nv\n  represent the small-\nv\nv\nsignal voltages at the nodes \nA\n and \nB\n, respectively. The value of \nA\nis _______. (round off to one decimal\nB\nplace)\nDD\nV\n4k\n\uf057\nA\nB\ni\nv\nGG\nV\n2k\n\uf057\n \n\u2013 2 (Range : \u2013 2.1 to \u2013 1.9) \nSol.\n \n..\nMethod 1\n..\n \n \nGiven circuit is shown below,\nDD\nV\nD\nI\n4k\n\uf057\nD\nR\nD\nA\n0\nG\nI\n\uf03d\nG\nB\nS\ni\nV\ns\nI\ns\nR\n2k\n\uf057\nGG\nV\nFrom above figure, \n \n \n0\nG\nI\n \uf03d\nSo, \nD\nS\nI\nI\n\uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n85\n\nAC equivalent circuit :\n(i) All capacitors are short circuited.\n(ii) All DC voltage sources are replaced by short circuit.\n(iii)All DC current sources are replaced by open circuit.\nD\nI\n4k\n\uf057\nD\nR\nD\n(\n)\nA\nA v\nG\nS\n(\n)\nB\nB v\ns\nI\ni\nV\ns\nR\n2k\n\uf057\nSmall signal equivalent circuit is shown below,\nG\nA\nv\nD\nA\n\uf02b\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\n\uf02d\nS\n4k\u03a9\nB\nv\ni\nV\nB\nm\ngs\ng V\n2k\n\uf057\nVoltage at \nA\n, \nA\nD\nm\ngs\nv\nR g V\n\uf03d\uf02d\n \n \n \n \n\u2026(i)\nVoltage at \nB\n, \nB\ns\nm\ngs\nv\nR g V\n\uf03d\n \n \n \n \n\u2026(ii)\nR g V\nv\nR\nv\nR g V\nR\n\uf02d\n\uf02d\n\uf02d\n\uf03d\n\uf03d\n\uf03d\n\uf03d\uf02d\nThus, \n4\n2\n2\nD\nm\ngs\nA\nD\nB\ns\nm\ngs\ns\nHence, the correct answer is \u2013 2.\n..\nMethod 2\n..\nCase 1 : \nConsider output at point-A only i.e. \nA\nv\n , so given circuit behave as common source amplifier\nwhose small signal equivalent circuit is shown below,\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n86\n\nD\nG\nA\nv\nA\n\uf02b\n4k\n\uf057\nD\nR\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\nD\n(\n)\nA\nA v\n\uf02d\nS\nLoop-1\n4k\u03a9\ni\nV\nG\nS\nm\ngs\ng V\ns\nI\ni\nV\ns\nR\n2k\n\uf057\n2k\n\uf057\nFig. Common source amplifier\nApply KVL in loop-1,\n0\ni\ngs\ns\nm\ngs\nV\nV\nR g V\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n(1\n)\ni\ns\nm\ngs\nV\nR g V\n\uf03d\n\uf02b\n \n \n\u2026(i)\nVoltage at point-A is,\nA\nD\nm\ngs\nv\nR g V\n\uf03d\uf02d\n \n \n\u2026(ii)\nR g\nv\nV\nR g\n\uf02d\n\uf03d\uf02b\nD\nm\nA\nThus, \n1\n\u2026(iii)\ni\ns\nm\nCase 2 : \nConsider output at point-B only i.e. \nB\nv\n  so given circuit behave as common drain amplifier, whose\nsmall signal equivalent circuit is shown below,\nG\nD\n\uf02b\n4k\n\uf057\nD\nR\ngs\nV\nm\ngs\ng V\nm\ngs\ng V\nD\n\uf02d\nS\nLoop-1\n4k\u03a9\ni\nV\nG\nS\n(\n)\nB\nB v\n(\n)\nB\nB v\nS\ns\nI\nm\ngs\ng V\ni\nV\ns\nR\n2k\n\uf057\n2k\n\uf057\nFig. Common drain amplifier\nApply KVL is loop-1,\n0\ni\ngs\ns\nm\ngs\nV\nV\nR g V\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n(1\n)\ni\ns\nm\ngs\nV\nR g V\n\uf03d\n\uf02b\n \n \n\u2026(iv)\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n87\n\nVoltage at point-B, \n \nB\ns\nm\ngs\nv\nR g V\n\uf03d\n  \n \n\u2026(v)\nR g\nv\nV\nR g\n\uf03d\uf02b\nThus, \n1\n\u2026(vi)\ns\nm\nB\ni\ns\nm\nFrom equation (iii) and (vi),\nV\nR g\nR g\nv\nV\nv\nR g\nR g\n\uf02d\n\uf02b\n\uf0b4\n\uf03d\n\uf0b4\n\uf02b\n1\n1\n\ni\nD\nm\ns\nm\nA\ni\nB\ns\nm\ns\nm\nv\nR\nv\nR\n\uf02d\n\uf02d\n\uf03d\n\uf03d\n\uf03d\uf02d\n4\n2\n2\nA\nD\nB\ns\nHence, the correct answer is \u2013 2.\n \nQuestion 60 \n \n \nControl System\n \n \nThe block diagram of a closed-loop control system is shown in the figure. \n( )\nR s\n , \n( )\nY s\n , and \n\ud835\udc37\n(\n\ud835\udc60\n) are the\nLaplace transforms of the time-domain signals \n\ud835\udc5f\n(\n\ud835\udc61\n), \n\ud835\udc66\n(\n\ud835\udc61\n), and \n\ud835\udc51\n(\n\ud835\udc61\n), respectively. Let the error signal be \ndefined as \n( )\n( )\n( )\ne t\nr t\ny t\n\uf03d\n\uf02d\n. Assuming the reference input \n( )\n0\nr t\n \uf03d\n for all \n\ud835\udc61\n, the steady-state error \n( )\ne\n \uf0a5\n,\ndue to a unit step disturbance \n\ud835\udc51\n(\n\ud835\udc61\n), is _________ (round off to two decimal places).\nD s\n( )\n10\n1\n(\n10)\ns s\n\uf02b\nR s\n( )\nY s\n( )\n \n\u2013 0.1 (Range : \u2013 0.11 to \u2013 0.09)",
  "explanation_text": "Sol.\n \n..\nMethod 1\n..\nGiven block diagram of a closed loop control system is shown below,\n( )\nD s\n+\n+\n( )\nR s\n( )\nY s\n( )\nE s\n10\n1\n(\n10)\ns s\n\uf02b\n+\n10 ( )\nE s\n\u2013\nGiven : \n( )\n0\nr t\n \uf03d\n and \n( )\n( )\nd t\nu t\n\uf03d\nError is given by\n( )\n( )\n( )\ne t\nr t\ny t\n\uf03d\n\uf02d\nTaking Laplace transform of above equation\n( )\n( )\n( )\nE s\nR s\nY s\n\uf03d\n\uf02d\nAccording to the equation\nReference input \n( )\n0\nr t\n \uf03d\ni.e. \n( )\n0\nR s\n \uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n88\n\nSubstituting the value of \n( )\n0\nR s\n \uf03d\n, in the above equation of \n( )\nE s\n( )\n( )\n( )\nE s\nR s\nY s\n\uf03d\n\uf02d\n( )\n0\nR s\n \uf03d\n( )\n( )\nE s\nY s\n\uf03d\uf02d\n \n \n \n \n \n\u2026 (i)\nFrom the block diagram\n1\n( )\n[10 ( )\n( )] (\n10)\nY s\nE s\nD s\ns s\n\uf03d\n\uf02b\n\uf02b\n \n \n\u2026 (ii)\nSubstituting the value of \n( )\nY s\n  from equation (ii) in equation (i),\n( )\n( )\nE s\nY s\n\uf03d\uf02d\n\uf05b\n\uf05d\n1\n( )\n10 ( )\n( )\n(\n10)\nE s\nE s\nD s\ns s\n\uf02d\n\uf03d\n\uf02b\n\uf02b\n10\n( )\n( )\n( )\n(\n10)\n(\n10)\nD s\nE s\nE s\ns s\ns s\n\uf02d\n\uf03d\n\uf02b\n\uf02b\n\uf02b\n10 ( )\n( )\n( )\n(\n10)\n(\n10)\n\uf02d\n\uf02d\n\uf03d\n\uf02b\n\uf02b\nE s\nD s\nE s\ns s\ns s\n10\n( )\n( ) 1\n(\n10)\n(\n10)\nD s\nE s\ns s\ns s\n\uf0e9\n\uf0f9\n\uf02d\n\uf02b\n\uf03d\n\uf0ea\n\uf0fa\n\uf02b\n\uf02b\n\uf0eb\n\uf0fb\n\n2\n10\n10\n( )\n( )\n(\n10)\n(\n10)\ns\ns\nD s\nE s\ns s\ns s\n\uf0e9\n\uf0f9\n\uf02b\n\uf02b\n\uf02d\n\uf03d\n\uf0ea\n\uf0fa\n\uf02b\n\uf02b\n\uf0eb\n\uf0fb\n\n\n2\n( )[\n10\n10]\n( )\nE s s\ns\nD s\n\uf02d\n\uf02b\n\uf02b\n\uf03d\n( )\n( )\n10\n10\nD s\nE s\ns\ns\n\uf032\n\uf02d\n\uf03d\n\uf02b\n\uf02b\n\u2026 (iii)\nGiven \n( )\n( )\nd t\nu t\n\uf03d\nHence, \n1\n( )\nD s\ns\n\uf03d\nSubstituting the value of \n1\n( )\nD s\ns\n\uf03d\n in equation (iii)\n2\n1/\n( )\n10\n10\ns\nE s\ns\ns\n\uf02d\n\uf03d\n\uf02b\n\uf02b\nSteady state error is given by,\n0\n( )\nlim\n( )\nss\ns\ne\ne\nsE s\n\uf0ae\n\uf03d\n\uf0a5\uf03d\n\n\uf02d\n\uf0e6\n\uf0f6\n\uf0e7\n\uf0f7\n\uf03d\n\uf0a5\uf03d\n\uf0e7\n\uf0f7\n\uf02b\n\uf02b\n\uf0e8\n\uf0f8\nss\ns\ns\ne\ne\ns s\ns\n1\n( )\nlim\n10\n10\n\uf0ae\n2\n0\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n89\n\n2\n0\n1\n1\n( )\nlim\n0.1\n10\n10\n10\n\uf0ae\n\uf02d\n\uf02d\n\uf0a5\uf03d\n\uf03d\n\uf03d\uf02d\n\uf02b\n\uf02b\ns\ne\ns\ns\n\nHence, the steady state error \n( )\ne\n \uf0a5\n due to unit step disturbance \n( )\nd t\n  is \n0.1\n\uf02d\n.\n..\nMethod 2\n..\n \n \nGiven block diagram of a closed loop control system is shown below,\n( )\nD s\n+\n+\n( )\nR s\n( )\nY s\n( )\nE s\n10\n1\n(\n10)\ns s\n\uf02b\n+\n10 ( )\nE s\n\u2013\nHere, \n( )\n0\nR s\n \uf03d\n, so above block diagrams can reduced as,\n1\n(\n10)\ns s\n\uf02b\n( )\nY s\n( )\nD s\n10\nThus, transfer function of above block diagram is,\n( )\n1\n( )\n(\n10) 10\nY s\nD s\ns s\n\uf03d\n\uf02b\n\uf02b\n  \n \n \n \n\u2026(i)\nAccording to question,  \n \nError signal, \n( )\n( )\n( )\ne t\nr t\ny t\n\uf03d\n\uf02d\n( )\n( )\ne t\ny t\n\uf03d\uf02d\n \n \n \n \n[\n( )\n0]\nr t\n \uf03d\n\n( )\n( )\nE s\nY s\n\uf03d\uf02d\nSo, equation (i) becomes as,\n( )\n( )\n(\n10) 10\nD s\nE s\ns s\n\uf02d\n\uf03d\n\uf02b\n\uf02b\nSteady-state error \n( )\ne\n \uf0a5\n under unit step disturbance \n1\n( )\nD s\ns\n\uf0e9\n\uf0f9\n\uf03d\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nis,\n0\n( )\nlim\n( )\ns\ne\nsE s\n\uf0ae\n\uf0a5\uf03d\n\n0\n( )\n( )\nlim\n(\n10) 10\ns\nD s\ne\ns s s\n\uf0ae\n\uf0e9\n\uf0f9\n\uf02d\n\uf0a5\uf03d\n\uf0ea\n\uf0fa\n\uf02b\n\uf02b\n\uf0eb\n\uf0fb\n1\n( )\nD s\ns\n\uf0e9\n\uf0f9\n\uf03d\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n\n\n\uf0e9\n\uf0f9\n\uf02d\n\uf0ea\n\uf0fa\n\uf0a5\uf03d\n\uf0ea\n\uf0fa\n\uf02b\n\uf02b\n\uf0eb\n\uf0fb\n1\n( )\nlim\n(\n10) 10\ns\ns\ne\ns s s\n\uf0ae\n\n\n0\n1\n( )\n0.1\n10\ne\n \uf0a5\uf03d\uf02d\n\uf03d\uf02d\nHence, the steady state error \n( )\ne\n \uf0a5\n due to unit step disturbance \n( )\nd t\n  is \n0.1\n\uf02d\n.\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n90\n"
}