###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:28:54 2023
#  Design:            computer
#  Command:           timeDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin master_clock_r_REG2512_S14/C 
Endpoint:   master_clock_r_REG2512_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.564
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.664
  Arrival Time                  6.721
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.551 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.551 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.285 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.311 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.404 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.735 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.610 | 
     | master_clock_r_REG2512_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.054 |   6.721 |    6.664 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.764 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.764 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.900 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.917 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.110 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.113 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.312 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.324 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.741 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.744 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.198 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.202 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.416 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.427 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.636 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.649 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.896 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.914 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.186 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.198 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.409 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.412 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.618 | 
     | master_clock_r_REG2512_S14/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.003 |   6.564 |    6.621 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin master_clock_r_REG2549_S8/C 
Endpoint:   master_clock_r_REG2549_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.564
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.664
  Arrival Time                  6.721
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.551 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.551 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.285 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.311 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.404 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.735 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.610 | 
     | master_clock_r_REG2549_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.054 |   6.721 |    6.664 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.765 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.765 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.901 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.917 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.110 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.113 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.312 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.324 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.741 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.744 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.198 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.202 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.416 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.427 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.636 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.649 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.897 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.914 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.186 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.198 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.409 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.412 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.618 | 
     | master_clock_r_REG2549_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.003 |   6.564 |    6.621 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin master_clock_r_REG2548_S8/C 
Endpoint:   master_clock_r_REG2548_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.565
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.665
  Arrival Time                  6.723
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.549 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.549 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.284 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.310 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.403 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.734 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.609 | 
     | master_clock_r_REG2548_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.056 |   6.723 |    6.665 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.766 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.766 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.902 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.918 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.112 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.114 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.313 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.325 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.742 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.745 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.199 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.203 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.417 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.428 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.637 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.650 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.898 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.915 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.187 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.199 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.410 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.413 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.619 | 
     | master_clock_r_REG2548_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.004 |   6.565 |    6.623 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin master_clock_r_REG2550_S8/C 
Endpoint:   master_clock_r_REG2550_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.565
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.665
  Arrival Time                  6.724
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.549 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.549 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.283 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.309 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.402 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.733 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.608 | 
     | master_clock_r_REG2550_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.057 |   6.724 |    6.665 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.766 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.766 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.902 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.919 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.112 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.115 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.314 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.326 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.743 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.746 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.200 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.204 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.418 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.429 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.638 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.651 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.898 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.916 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.188 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.200 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.411 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.414 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.620 | 
     | master_clock_r_REG2550_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.004 |   6.565 |    6.624 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin master_clock_r_REG2283_S20/C 
Endpoint:   master_clock_r_REG2283_S20/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.565
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.665
  Arrival Time                  6.725
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.547 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.547 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.282 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.307 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.400 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.732 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.607 | 
     | master_clock_r_REG2283_S20/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.058 |   6.725 |    6.665 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.768 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.768 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.904 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.921 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.114 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.116 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.315 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.327 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.745 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.747 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.202 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.206 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.419 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.430 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.639 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.652 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.900 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.918 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.189 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.202 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.412 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.415 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.621 | 
     | master_clock_r_REG2283_S20/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.004 |   6.565 |    6.625 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin master_clock_r_REG2284_S20/C 
Endpoint:   master_clock_r_REG2284_S20/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.565
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.665
  Arrival Time                  6.726
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.547 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.547 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.281 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.307 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.400 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.731 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.606 | 
     | master_clock_r_REG2284_S20/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.059 |   6.726 |    6.665 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.769 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.769 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.905 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.921 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.114 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.117 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.316 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.328 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.745 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.748 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.202 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.206 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.420 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.431 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.640 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.653 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.901 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.918 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.190 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.202 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.413 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.416 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.622 | 
     | master_clock_r_REG2284_S20/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.004 |   6.565 |    6.626 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin master_clock_r_REG711_S10/C 
Endpoint:   master_clock_r_REG711_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.566
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.666
  Arrival Time                  6.727
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.546 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.546 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.280 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.306 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.399 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.730 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.605 | 
     | master_clock_r_REG711_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.060 |   6.727 |    6.666 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.770 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.770 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.906 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.922 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.115 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.118 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.317 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.329 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.746 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.749 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.203 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.207 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.421 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.432 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.641 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.654 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.902 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.919 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.191 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.203 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.414 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.417 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.623 | 
     | master_clock_r_REG711_S10/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.004 |   6.566 |    6.627 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin master_clock_r_REG2285_S20/C 
Endpoint:   master_clock_r_REG2285_S20/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.566
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.666
  Arrival Time                  6.729
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.543 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.543 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.278 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.304 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.397 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.728 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.603 | 
     | master_clock_r_REG2285_S20/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.063 |   6.729 |    6.666 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.772 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.772 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.908 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.924 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.118 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.120 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.319 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.331 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.748 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.751 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.205 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.209 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.423 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.434 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.643 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.656 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.904 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.921 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.193 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.205 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.416 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.419 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.625 | 
     | master_clock_r_REG2285_S20/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.005 |   6.566 |    6.629 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin master_clock_r_REG2551_S8/C 
Endpoint:   master_clock_r_REG2551_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.563
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.663
  Arrival Time                  6.728
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.542 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.542 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.277 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.303 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.396 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.727 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.602 | 
     | master_clock_r_REG2551_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.061 |   6.728 |    6.663 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.773 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.773 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.909 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.926 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.119 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.121 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.320 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.332 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.750 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.752 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.206 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.210 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.424 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.435 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.644 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.657 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.905 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.922 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.194 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.207 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.417 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.420 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.626 | 
     | master_clock_r_REG2551_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.563 |    6.628 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin master_clock_r_REG2286_S20/C 
Endpoint:   master_clock_r_REG2286_S20/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.563
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.663
  Arrival Time                  6.729
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.542 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.542 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.276 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.302 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.395 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.726 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.601 | 
     | master_clock_r_REG2286_S20/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.774 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.774 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.910 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.926 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.119 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.122 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.321 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.333 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.750 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.753 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.207 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.211 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.425 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.436 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.645 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.658 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.906 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.923 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.195 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.207 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.418 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.421 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.627 | 
     | master_clock_r_REG2286_S20/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.563 |    6.629 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin master_clock_r_REG2509_S14/C 
Endpoint:   master_clock_r_REG2509_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.563
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.663
  Arrival Time                  6.730
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.540 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.540 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.275 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.300 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.393 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.725 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.600 | 
     | master_clock_r_REG2509_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.063 |   6.730 |    6.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.775 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.775 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.911 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.928 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.121 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.123 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.322 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.334 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.752 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.754 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.209 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.213 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.426 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.437 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.646 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.659 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.907 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.925 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.196 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.209 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.419 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.422 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.628 | 
     | master_clock_r_REG2509_S14/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.563 |    6.630 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin master_clock_r_REG2553_S8/C 
Endpoint:   master_clock_r_REG2553_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.562
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.662
  Arrival Time                  6.730
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.540 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.540 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.274 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.300 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.393 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.724 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.600 | 
     | master_clock_r_REG2553_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.063 |   6.730 |    6.662 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.775 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.775 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.911 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.928 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.121 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.124 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.322 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.335 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.752 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.755 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.209 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.213 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.426 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.438 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.647 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.660 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.907 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.925 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.196 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.209 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.420 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.423 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.629 | 
     | master_clock_r_REG2553_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.001 |   6.562 |    6.630 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin master_clock_r_REG2287_S20/C 
Endpoint:   master_clock_r_REG2287_S20/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.563
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.663
  Arrival Time                  6.732
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.538 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.538 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.273 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.298 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.391 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.722 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.598 | 
     | master_clock_r_REG2287_S20/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.065 |   6.732 |    6.663 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.777 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.777 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.913 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.930 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.123 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.126 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.324 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.336 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.754 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.757 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.211 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.215 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.428 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.439 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.648 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.661 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.909 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.927 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.198 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.211 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.421 | 
     | CORE_Clock__L10_I134/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.424 | 
     | CORE_Clock__L10_I134/Q       |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.630 | 
     | master_clock_r_REG2287_S20/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.563 |    6.632 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin master_clock_r_REG2555_S8/C 
Endpoint:   master_clock_r_REG2555_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.564
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.664
  Arrival Time                  6.733
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.538 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.538 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.273 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.298 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.391 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.722 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.598 | 
     | master_clock_r_REG2555_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.664 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.777 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.777 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.913 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.930 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.123 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.126 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.324 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.337 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.754 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.757 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.211 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.215 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.428 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.440 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.648 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.661 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.909 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.927 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.198 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.211 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.421 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.425 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.631 | 
     | master_clock_r_REG2555_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.564 |    6.633 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin master_clock_r_REG2554_S8/C 
Endpoint:   master_clock_r_REG2554_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.564
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.664
  Arrival Time                  6.733
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.538 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.538 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.272 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.298 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.391 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.722 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.598 | 
     | master_clock_r_REG2554_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.664 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.777 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.777 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.913 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.930 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.123 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.126 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.324 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.337 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.754 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.757 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.211 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.215 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.428 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.440 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.649 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.662 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.909 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.927 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.198 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.211 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.422 | 
     | CORE_Clock__L10_I134/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.425 | 
     | CORE_Clock__L10_I134/Q      |   ^   | CORE_Clock__L10_N134 | CLKIN15 | 0.206 |   6.561 |    6.631 | 
     | master_clock_r_REG2554_S8/C |   ^   | CORE_Clock__L10_N134 | DFSE1   | 0.002 |   6.564 |    6.633 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin master_clock_r_REG712_S10/C 
Endpoint:   master_clock_r_REG712_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.553
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.653
  Arrival Time                  6.729
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.532 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.532 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.267 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.292 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.385 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.716 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.592 | 
     | master_clock_r_REG712_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.653 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   1.708 |    1.783 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.783 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.919 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.936 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.129 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.132 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.330 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.343 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.760 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.763 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.217 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.221 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.434 | 
     | CORE_Clock__L6_I9/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.446 | 
     | CORE_Clock__L6_I9/Q         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.654 | 
     | CORE_Clock__L7_I19/A        |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.667 | 
     | CORE_Clock__L7_I19/Q        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.915 | 
     | CORE_Clock__L8_I37/A        |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.933 | 
     | CORE_Clock__L8_I37/Q        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.204 | 
     | CORE_Clock__L9_I69/A        |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.217 | 
     | CORE_Clock__L9_I69/Q        |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.427 | 
     | CORE_Clock__L10_I133/A      |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.430 | 
     | CORE_Clock__L10_I133/Q      |   ^   | CORE_Clock__L10_N133 | CLKIN15 | 0.197 |   6.552 |    6.627 | 
     | master_clock_r_REG712_S10/C |   ^   | CORE_Clock__L10_N133 | DFSE1   | 0.001 |   6.553 |    6.629 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin master_clock_r_REG2658_S17/C 
Endpoint:   master_clock_r_REG2658_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.553
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.653
  Arrival Time                  6.729
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.532 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.532 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.266 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.292 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.385 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.716 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.591 | 
     | master_clock_r_REG2658_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.653 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   1.708 |    1.784 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   1.708 |    1.784 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 2.136 |   3.844 |    3.920 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.017 |   3.861 |    3.936 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.193 |   4.054 |    4.129 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.003 |   4.056 |    4.132 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.199 |   4.255 |    4.331 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.012 |   4.267 |    4.343 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.418 |   4.685 |    4.760 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   4.688 |    4.763 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.454 |   5.142 |    5.217 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   5.146 |    5.221 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.214 |   5.359 |    5.435 | 
     | CORE_Clock__L6_I9/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.011 |   5.370 |    5.446 | 
     | CORE_Clock__L6_I9/Q          |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.209 |   5.579 |    5.655 | 
     | CORE_Clock__L7_I19/A         |   ^   | CORE_Clock__L6_N9    | CLKIN15 | 0.013 |   5.592 |    5.668 | 
     | CORE_Clock__L7_I19/Q         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.248 |   5.840 |    5.916 | 
     | CORE_Clock__L8_I37/A         |   v   | CORE_Clock__L7_N19   | CLKIN15 | 0.018 |   5.858 |    5.933 | 
     | CORE_Clock__L8_I37/Q         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.272 |   6.129 |    6.205 | 
     | CORE_Clock__L9_I69/A         |   ^   | CORE_Clock__L8_N37   | CLKIN15 | 0.013 |   6.142 |    6.217 | 
     | CORE_Clock__L9_I69/Q         |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.210 |   6.352 |    6.428 | 
     | CORE_Clock__L10_I133/A       |   v   | CORE_Clock__L9_N69   | CLKIN15 | 0.003 |   6.355 |    6.430 | 
     | CORE_Clock__L10_I133/Q       |   ^   | CORE_Clock__L10_N133 | CLKIN15 | 0.197 |   6.552 |    6.628 | 
     | master_clock_r_REG2658_S17/C |   ^   | CORE_Clock__L10_N133 | DFSE1   | 0.001 |   6.553 |    6.629 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin master_clock_r_REG2754_S17/C 
Endpoint:   master_clock_r_REG2754_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.519
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.619
  Arrival Time                  6.731
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.495 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.495 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.230 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.255 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.348 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.680 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.555 | 
     | master_clock_r_REG2754_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.064 |   6.731 |    6.619 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   1.708 |    1.820 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   1.708 |    1.820 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 2.136 |   3.844 |    3.956 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.017 |   3.861 |    3.973 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.193 |   4.054 |    4.166 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.003 |   4.056 |    4.168 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.199 |   4.255 |    4.367 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.012 |   4.267 |    4.379 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.372 |   4.639 |    4.751 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   4.639 |    4.751 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0  | CLKBU15 | 0.418 |   5.057 |    5.169 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0  | CLKIN15 | 0.007 |   5.064 |    5.176 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.231 |   5.295 |    5.407 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.026 |   5.321 |    5.433 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.267 |   5.589 |    5.701 | 
     | CORE_Clock__L7_I0/A          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.025 |   5.613 |    5.725 | 
     | CORE_Clock__L7_I0/Q          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.244 |   5.858 |    5.970 | 
     | CORE_Clock__L8_I1/A          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.010 |   5.867 |    5.979 | 
     | CORE_Clock__L8_I1/Q          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.232 |   6.099 |    6.211 | 
     | CORE_Clock__L9_I2/A          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.004 |   6.103 |    6.215 | 
     | CORE_Clock__L9_I2/Q          |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.198 |   6.301 |    6.413 | 
     | CORE_Clock__L10_I5/A         |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.002 |   6.303 |    6.415 | 
     | CORE_Clock__L10_I5/Q         |   ^   | CORE_Clock__L10_N5 | CLKIN15 | 0.210 |   6.514 |    6.626 | 
     | master_clock_r_REG2754_S17/C |   ^   | CORE_Clock__L10_N5 | DFSE1   | 0.005 |   6.519 |    6.631 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin master_clock_r_REG2755_S17/C 
Endpoint:   master_clock_r_REG2755_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.518
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.618
  Arrival Time                  6.731
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.495 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.495 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.229 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.255 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.348 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.679 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.555 | 
     | master_clock_r_REG2755_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.064 |   6.731 |    6.618 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   1.708 |    1.820 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   1.708 |    1.820 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 2.136 |   3.844 |    3.956 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.017 |   3.861 |    3.973 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.193 |   4.054 |    4.166 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.003 |   4.056 |    4.169 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.199 |   4.255 |    4.367 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.012 |   4.267 |    4.380 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.372 |   4.639 |    4.752 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   4.639 |    4.752 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0  | CLKBU15 | 0.418 |   5.057 |    5.169 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0  | CLKIN15 | 0.007 |   5.064 |    5.176 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.231 |   5.295 |    5.407 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.026 |   5.321 |    5.434 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.267 |   5.589 |    5.701 | 
     | CORE_Clock__L7_I0/A          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.025 |   5.613 |    5.726 | 
     | CORE_Clock__L7_I0/Q          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.244 |   5.858 |    5.970 | 
     | CORE_Clock__L8_I1/A          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.010 |   5.867 |    5.980 | 
     | CORE_Clock__L8_I1/Q          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.232 |   6.099 |    6.212 | 
     | CORE_Clock__L9_I2/A          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.004 |   6.103 |    6.216 | 
     | CORE_Clock__L9_I2/Q          |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.198 |   6.301 |    6.413 | 
     | CORE_Clock__L10_I5/A         |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.002 |   6.303 |    6.415 | 
     | CORE_Clock__L10_I5/Q         |   ^   | CORE_Clock__L10_N5 | CLKIN15 | 0.210 |   6.514 |    6.626 | 
     | master_clock_r_REG2755_S17/C |   ^   | CORE_Clock__L10_N5 | DFSE1   | 0.005 |   6.518 |    6.631 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin master_clock_r_REG2508_S14/C 
Endpoint:   master_clock_r_REG2508_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.518
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.618
  Arrival Time                  6.730
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.494 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.494 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.229 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.254 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.347 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.679 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.554 | 
     | master_clock_r_REG2508_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.064 |   6.730 |    6.618 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   1.708 |    1.821 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   1.708 |    1.821 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 2.136 |   3.844 |    3.957 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.017 |   3.861 |    3.974 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.193 |   4.054 |    4.167 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.003 |   4.056 |    4.169 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.199 |   4.255 |    4.368 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.012 |   4.267 |    4.380 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.372 |   4.639 |    4.752 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   4.639 |    4.752 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0  | CLKBU15 | 0.418 |   5.057 |    5.170 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0  | CLKIN15 | 0.007 |   5.064 |    5.177 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.231 |   5.295 |    5.408 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.026 |   5.321 |    5.434 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.267 |   5.589 |    5.701 | 
     | CORE_Clock__L7_I0/A          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.025 |   5.613 |    5.726 | 
     | CORE_Clock__L7_I0/Q          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.244 |   5.858 |    5.971 | 
     | CORE_Clock__L8_I1/A          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.010 |   5.867 |    5.980 | 
     | CORE_Clock__L8_I1/Q          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.232 |   6.099 |    6.212 | 
     | CORE_Clock__L9_I2/A          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.004 |   6.103 |    6.216 | 
     | CORE_Clock__L9_I2/Q          |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.198 |   6.301 |    6.414 | 
     | CORE_Clock__L10_I5/A         |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.002 |   6.303 |    6.416 | 
     | CORE_Clock__L10_I5/Q         |   ^   | CORE_Clock__L10_N5 | CLKIN15 | 0.210 |   6.514 |    6.627 | 
     | master_clock_r_REG2508_S14/C |   ^   | CORE_Clock__L10_N5 | DFSE1   | 0.004 |   6.518 |    6.630 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin master_clock_r_REG2507_S14/C 
Endpoint:   master_clock_r_REG2507_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.517
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.617
  Arrival Time                  6.730
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.494 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.494 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.229 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.254 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.347 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.678 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.554 | 
     | master_clock_r_REG2507_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.063 |   6.730 |    6.617 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   1.708 |    1.821 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   1.708 |    1.821 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 2.136 |   3.844 |    3.957 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.017 |   3.861 |    3.974 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.193 |   4.054 |    4.167 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.003 |   4.056 |    4.170 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.199 |   4.255 |    4.368 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.012 |   4.267 |    4.381 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.372 |   4.639 |    4.753 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   4.639 |    4.753 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0  | CLKBU15 | 0.418 |   5.057 |    5.170 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0  | CLKIN15 | 0.007 |   5.064 |    5.177 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.231 |   5.295 |    5.408 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0  | CLKIN15 | 0.026 |   5.321 |    5.435 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.267 |   5.589 |    5.702 | 
     | CORE_Clock__L7_I0/A          |   ^   | CORE_Clock__L6_N0  | CLKIN15 | 0.025 |   5.613 |    5.727 | 
     | CORE_Clock__L7_I0/Q          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.244 |   5.858 |    5.971 | 
     | CORE_Clock__L8_I1/A          |   v   | CORE_Clock__L7_N0  | CLKIN15 | 0.010 |   5.867 |    5.981 | 
     | CORE_Clock__L8_I1/Q          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.232 |   6.099 |    6.213 | 
     | CORE_Clock__L9_I2/A          |   ^   | CORE_Clock__L8_N1  | CLKIN15 | 0.004 |   6.103 |    6.216 | 
     | CORE_Clock__L9_I2/Q          |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.198 |   6.301 |    6.414 | 
     | CORE_Clock__L10_I5/A         |   v   | CORE_Clock__L9_N2  | CLKIN15 | 0.002 |   6.303 |    6.416 | 
     | CORE_Clock__L10_I5/Q         |   ^   | CORE_Clock__L10_N5 | CLKIN15 | 0.210 |   6.514 |    6.627 | 
     | master_clock_r_REG2507_S14/C |   ^   | CORE_Clock__L10_N5 | DFSE1   | 0.003 |   6.517 |    6.630 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin master_clock_r_REG23_S4/C 
Endpoint:   master_clock_r_REG23_S4/SD   (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2964_S5/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.417
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.517
  Arrival Time                  1.639
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |    0.289 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.289 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.670 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.680 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.708 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.710 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.755 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.764 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.984 |    0.862 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.987 |    0.865 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.129 |   1.116 |    0.993 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.014 |   1.129 |    1.007 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.166 |    1.043 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.170 |    1.047 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.048 |   1.217 |    1.095 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.229 |    1.107 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.032 |   1.261 |    1.138 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.271 |    1.149 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.049 |   1.320 |    1.198 | 
     | master_clock_r_REG2964_S5/C  |   ^   | CORE_Clock__L8_N49 | DFSC1   | 0.002 |   1.323 |    1.200 | 
     | master_clock_r_REG2964_S5/QN |   v   | n28840             | DFSC1   | 0.317 |   1.639 |    1.517 | 
     | master_clock_r_REG23_S4/SD   |   v   | n28840             | DFSP1   | 0.000 |   1.639 |    1.517 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.411 |    0.534 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.411 |    0.534 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.915 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.925 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.953 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.955 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.999 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.009 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.107 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.109 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.219 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.222 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.266 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    1.280 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.334 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.349 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.392 | 
     | CORE_Clock__L8_I41/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   1.281 |    1.403 | 
     | CORE_Clock__L8_I41/Q      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.042 |   1.323 |    1.445 | 
     | CORE_Clock__L9_I73/A      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   1.327 |    1.450 | 
     | CORE_Clock__L9_I73/Q      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.040 |   1.367 |    1.489 | 
     | CORE_Clock__L10_I140/A    |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   1.370 |    1.492 | 
     | CORE_Clock__L10_I140/Q    |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.046 |   1.416 |    1.539 | 
     | master_clock_r_REG23_S4/C |   ^   | CORE_Clock__L10_N140 | DFSP1   | 0.001 |   1.417 |    1.539 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin master_clock_r_REG2749_S17/C 
Endpoint:   master_clock_r_REG2749_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.512
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.612
  Arrival Time                  6.743
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.475 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.475 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.210 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.236 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.329 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.660 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.535 | 
     | master_clock_r_REG2749_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.076 |   6.743 |    6.612 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.840 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.840 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.976 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    3.992 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.186 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.188 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.387 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.399 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.771 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.771 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.189 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.196 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.427 | 
     | CORE_Clock__L6_I1/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.454 | 
     | CORE_Clock__L6_I1/Q          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.720 | 
     | CORE_Clock__L7_I3/A          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.743 | 
     | CORE_Clock__L7_I3/Q          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.987 | 
     | CORE_Clock__L8_I6/A          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.014 |   5.869 |    6.001 | 
     | CORE_Clock__L8_I6/Q          |   ^   | CORE_Clock__L8_N6   | CLKIN15 | 0.221 |   6.090 |    6.222 | 
     | CORE_Clock__L9_I11/A         |   ^   | CORE_Clock__L8_N6   | CLKIN15 | 0.003 |   6.093 |    6.225 | 
     | CORE_Clock__L9_I11/Q         |   v   | CORE_Clock__L9_N11  | CLKIN15 | 0.199 |   6.292 |    6.424 | 
     | CORE_Clock__L10_I23/A        |   v   | CORE_Clock__L9_N11  | CLKIN15 | 0.004 |   6.296 |    6.428 | 
     | CORE_Clock__L10_I23/Q        |   ^   | CORE_Clock__L10_N23 | CLKIN15 | 0.213 |   6.510 |    6.641 | 
     | master_clock_r_REG2749_S17/C |   ^   | CORE_Clock__L10_N23 | DFSE1   | 0.002 |   6.512 |    6.643 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin master_clock_r_REG716_S10/C 
Endpoint:   master_clock_r_REG716_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.499
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.599
  Arrival Time                  6.733
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.473 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.473 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.207 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.233 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.326 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.657 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.532 | 
     | master_clock_r_REG716_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.599 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.842 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.842 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.978 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    3.995 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.188 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.191 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.390 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.402 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.192 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.198 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.430 | 
     | CORE_Clock__L6_I1/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.456 | 
     | CORE_Clock__L6_I1/Q         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.723 | 
     | CORE_Clock__L7_I3/A         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.746 | 
     | CORE_Clock__L7_I3/Q         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.990 | 
     | CORE_Clock__L8_I7/A         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    5.998 | 
     | CORE_Clock__L8_I7/Q         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.222 | 
     | CORE_Clock__L9_I13/A        |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.226 | 
     | CORE_Clock__L9_I13/Q        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.425 | 
     | CORE_Clock__L10_I26/A       |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.004 |   6.295 |    6.430 | 
     | CORE_Clock__L10_I26/Q       |   ^   | CORE_Clock__L10_N26 | CLKIN15 | 0.201 |   6.496 |    6.631 | 
     | master_clock_r_REG716_S10/C |   ^   | CORE_Clock__L10_N26 | DFSE1   | 0.002 |   6.499 |    6.633 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin master_clock_r_REG2661_S17/C 
Endpoint:   master_clock_r_REG2661_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.498
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.598
  Arrival Time                  6.733
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.473 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.473 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.207 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.233 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.326 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.657 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.532 | 
     | master_clock_r_REG2661_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.598 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.842 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.842 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.978 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    3.995 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.188 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.191 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.390 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.402 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.192 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.198 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.430 | 
     | CORE_Clock__L6_I1/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.456 | 
     | CORE_Clock__L6_I1/Q          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.723 | 
     | CORE_Clock__L7_I3/A          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.746 | 
     | CORE_Clock__L7_I3/Q          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.990 | 
     | CORE_Clock__L8_I7/A          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    5.998 | 
     | CORE_Clock__L8_I7/Q          |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.222 | 
     | CORE_Clock__L9_I13/A         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.226 | 
     | CORE_Clock__L9_I13/Q         |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.425 | 
     | CORE_Clock__L10_I26/A        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.004 |   6.295 |    6.430 | 
     | CORE_Clock__L10_I26/Q        |   ^   | CORE_Clock__L10_N26 | CLKIN15 | 0.201 |   6.496 |    6.631 | 
     | master_clock_r_REG2661_S17/C |   ^   | CORE_Clock__L10_N26 | DFSE1   | 0.002 |   6.498 |    6.633 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin master_clock_r_REG2662_S17/C 
Endpoint:   master_clock_r_REG2662_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.498
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.598
  Arrival Time                  6.733
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.472 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.472 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.207 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.233 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.326 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.657 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.532 | 
     | master_clock_r_REG2662_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.598 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.843 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.843 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.979 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    3.995 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.189 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.191 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.390 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.402 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.192 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.199 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.430 | 
     | CORE_Clock__L6_I1/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.457 | 
     | CORE_Clock__L6_I1/Q          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.723 | 
     | CORE_Clock__L7_I3/A          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.746 | 
     | CORE_Clock__L7_I3/Q          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.990 | 
     | CORE_Clock__L8_I7/A          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    5.999 | 
     | CORE_Clock__L8_I7/Q          |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.223 | 
     | CORE_Clock__L9_I13/A         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.226 | 
     | CORE_Clock__L9_I13/Q         |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.426 | 
     | CORE_Clock__L10_I26/A        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.004 |   6.295 |    6.430 | 
     | CORE_Clock__L10_I26/Q        |   ^   | CORE_Clock__L10_N26 | CLKIN15 | 0.201 |   6.496 |    6.631 | 
     | master_clock_r_REG2662_S17/C |   ^   | CORE_Clock__L10_N26 | DFSE1   | 0.002 |   6.498 |    6.633 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin master_clock_r_REG715_S10/C 
Endpoint:   master_clock_r_REG715_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.498
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.598
  Arrival Time                  6.733
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.472 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.472 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.207 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.233 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.326 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.657 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.532 | 
     | master_clock_r_REG715_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.598 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.843 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.843 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.979 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    3.996 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.189 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.191 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.390 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.402 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.774 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.192 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.199 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.430 | 
     | CORE_Clock__L6_I1/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.457 | 
     | CORE_Clock__L6_I1/Q         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.723 | 
     | CORE_Clock__L7_I3/A         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.746 | 
     | CORE_Clock__L7_I3/Q         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.990 | 
     | CORE_Clock__L8_I7/A         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    5.999 | 
     | CORE_Clock__L8_I7/Q         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.223 | 
     | CORE_Clock__L9_I13/A        |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.226 | 
     | CORE_Clock__L9_I13/Q        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.426 | 
     | CORE_Clock__L10_I26/A       |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.004 |   6.295 |    6.430 | 
     | CORE_Clock__L10_I26/Q       |   ^   | CORE_Clock__L10_N26 | CLKIN15 | 0.201 |   6.496 |    6.631 | 
     | master_clock_r_REG715_S10/C |   ^   | CORE_Clock__L10_N26 | DFSE1   | 0.002 |   6.498 |    6.633 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin master_clock_r_REG2562_S8/C 
Endpoint:   master_clock_r_REG2562_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.500
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.600
  Arrival Time                  6.739
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.467 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.467 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.202 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.228 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.321 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.652 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.527 | 
     | master_clock_r_REG2562_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.073 |   6.739 |    6.600 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.848 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.848 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.984 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.000 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.194 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.196 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.395 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.407 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.779 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.779 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.197 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.204 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.435 | 
     | CORE_Clock__L6_I1/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.462 | 
     | CORE_Clock__L6_I1/Q         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.728 | 
     | CORE_Clock__L7_I3/A         |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.751 | 
     | CORE_Clock__L7_I3/Q         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.995 | 
     | CORE_Clock__L8_I7/A         |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    6.004 | 
     | CORE_Clock__L8_I7/Q         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.228 | 
     | CORE_Clock__L9_I13/A        |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.231 | 
     | CORE_Clock__L9_I13/Q        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.431 | 
     | CORE_Clock__L10_I27/A       |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.003 |   6.294 |    6.434 | 
     | CORE_Clock__L10_I27/Q       |   ^   | CORE_Clock__L10_N27 | CLKIN15 | 0.203 |   6.497 |    6.637 | 
     | master_clock_r_REG2562_S8/C |   ^   | CORE_Clock__L10_N27 | DFSE1   | 0.003 |   6.500 |    6.639 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin master_clock_r_REG2500_S14/C 
Endpoint:   master_clock_r_REG2500_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.500
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.600
  Arrival Time                  6.742
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.464 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.464 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.199 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.225 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.318 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.649 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.524 | 
     | master_clock_r_REG2500_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.076 |   6.742 |    6.600 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.851 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.851 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.987 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.003 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.197 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.199 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.398 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.410 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.782 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.782 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.200 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.206 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.438 | 
     | CORE_Clock__L6_I1/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.464 | 
     | CORE_Clock__L6_I1/Q          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.731 | 
     | CORE_Clock__L7_I3/A          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.754 | 
     | CORE_Clock__L7_I3/Q          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.998 | 
     | CORE_Clock__L8_I7/A          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    6.007 | 
     | CORE_Clock__L8_I7/Q          |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.231 | 
     | CORE_Clock__L9_I13/A         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.234 | 
     | CORE_Clock__L9_I13/Q         |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.433 | 
     | CORE_Clock__L10_I27/A        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.003 |   6.294 |    6.436 | 
     | CORE_Clock__L10_I27/Q        |   ^   | CORE_Clock__L10_N27 | CLKIN15 | 0.203 |   6.497 |    6.640 | 
     | master_clock_r_REG2500_S14/C |   ^   | CORE_Clock__L10_N27 | DFSE1   | 0.003 |   6.500 |    6.642 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin master_clock_r_REG2499_S14/C 
Endpoint:   master_clock_r_REG2499_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.500
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.600
  Arrival Time                  6.742
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.464 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.464 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.199 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.225 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.318 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.649 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.524 | 
     | master_clock_r_REG2499_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.076 |   6.742 |    6.600 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.851 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.851 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    3.987 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.003 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.197 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.199 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.398 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.410 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.782 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.782 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.200 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.207 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.438 | 
     | CORE_Clock__L6_I1/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.027 |   5.322 |    5.464 | 
     | CORE_Clock__L6_I1/Q          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.267 |   5.588 |    5.731 | 
     | CORE_Clock__L7_I3/A          |   ^   | CORE_Clock__L6_N1   | CLKIN15 | 0.023 |   5.611 |    5.754 | 
     | CORE_Clock__L7_I3/Q          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.244 |   5.855 |    5.998 | 
     | CORE_Clock__L8_I7/A          |   v   | CORE_Clock__L7_N3   | CLKIN15 | 0.009 |   5.864 |    6.007 | 
     | CORE_Clock__L8_I7/Q          |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.224 |   6.088 |    6.231 | 
     | CORE_Clock__L9_I13/A         |   ^   | CORE_Clock__L8_N7   | CLKIN15 | 0.003 |   6.091 |    6.234 | 
     | CORE_Clock__L9_I13/Q         |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.200 |   6.291 |    6.434 | 
     | CORE_Clock__L10_I27/A        |   v   | CORE_Clock__L9_N13  | CLKIN15 | 0.003 |   6.294 |    6.437 | 
     | CORE_Clock__L10_I27/Q        |   ^   | CORE_Clock__L10_N27 | CLKIN15 | 0.203 |   6.497 |    6.640 | 
     | master_clock_r_REG2499_S14/C |   ^   | CORE_Clock__L10_N27 | DFSE1   | 0.003 |   6.500 |    6.642 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin master_clock_r_REG318_S21/C 
Endpoint:   master_clock_r_REG318_S21/SD   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG320_S23_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.451
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.551
  Arrival Time                  1.695
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.267 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.267 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.648 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.658 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.686 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.688 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.733 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.743 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.840 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.843 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.950 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.963 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.991 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.996 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.059 | 
     | CORE_Clock__L7_I27/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.063 | 
     | CORE_Clock__L7_I27/Q           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.090 | 
     | CORE_Clock__L8_I52/A           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.093 | 
     | CORE_Clock__L8_I52/Q           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.145 | 
     | CORE_Clock__L9_I87/A           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.148 | 
     | CORE_Clock__L9_I87/Q           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.188 | 
     | CORE_Clock__L10_I169/A         |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.192 | 
     | CORE_Clock__L10_I169/Q         |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.382 |    1.238 | 
     | master_clock_r_REG320_S23_IP/C |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.003 |   1.385 |    1.241 | 
     | master_clock_r_REG320_S23_IP/Q |   ^   | n31262               | DFSEC1  | 0.310 |   1.695 |    1.551 | 
     | master_clock_r_REG318_S21/SD   |   ^   | n31262               | DFSP1   | 0.000 |   1.695 |    1.551 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.556 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.556 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.936 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.947 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.975 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.977 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.021 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.031 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.129 | 
     | CORE_Clock__L4_I5/A         |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.131 | 
     | CORE_Clock__L4_I5/Q         |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.238 | 
     | CORE_Clock__L5_I6/A         |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.241 | 
     | CORE_Clock__L5_I6/Q         |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.283 | 
     | CORE_Clock__L6_I12/A        |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.287 | 
     | CORE_Clock__L6_I12/Q        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.353 | 
     | CORE_Clock__L7_I24/A        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.369 | 
     | CORE_Clock__L7_I24/Q        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.420 | 
     | CORE_Clock__L8_I48/A        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.432 | 
     | CORE_Clock__L8_I48/Q        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.497 | 
     | CORE_Clock__L9_I81/A        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.356 |    1.500 | 
     | CORE_Clock__L9_I81/Q        |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.396 |    1.540 | 
     | CORE_Clock__L10_I156/A      |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   1.398 |    1.542 | 
     | CORE_Clock__L10_I156/Q      |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   1.448 |    1.593 | 
     | master_clock_r_REG318_S21/C |   ^   | CORE_Clock__L10_N156 | DFSP1   | 0.002 |   1.451 |    1.595 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin master_clock_r_REG2981_S5/C 
Endpoint:   master_clock_r_REG2981_S5/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2982_S6/QN (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.419
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.519
  Arrival Time                  1.665
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |    0.265 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.265 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.645 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.656 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.684 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.686 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.730 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.740 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.984 |    0.838 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.987 |    0.841 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.129 |   1.116 |    0.969 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.014 |   1.129 |    0.983 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.166 |    1.019 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.170 |    1.023 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.048 |   1.217 |    1.071 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.229 |    1.083 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.032 |   1.261 |    1.114 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.271 |    1.125 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.049 |   1.320 |    1.174 | 
     | master_clock_r_REG2982_S6/C  |   ^   | CORE_Clock__L8_N49 | DFSP1   | 0.002 |   1.323 |    1.176 | 
     | master_clock_r_REG2982_S6/QN |   ^   | n28828             | DFSP1   | 0.343 |   1.665 |    1.519 | 
     | master_clock_r_REG2981_S5/SD |   ^   | n28828             | DFSC1   | 0.000 |   1.665 |    1.519 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.558 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.558 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.939 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.949 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.977 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.979 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.024 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.033 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.131 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.133 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.243 | 
     | CORE_Clock__L5_I5/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.246 | 
     | CORE_Clock__L5_I5/Q         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.290 | 
     | CORE_Clock__L6_I10/A        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    1.304 | 
     | CORE_Clock__L6_I10/Q        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.358 | 
     | CORE_Clock__L7_I20/A        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.374 | 
     | CORE_Clock__L7_I20/Q        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.416 | 
     | CORE_Clock__L8_I41/A        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   1.281 |    1.427 | 
     | CORE_Clock__L8_I41/Q        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.042 |   1.323 |    1.469 | 
     | CORE_Clock__L9_I73/A        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   1.327 |    1.474 | 
     | CORE_Clock__L9_I73/Q        |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.040 |   1.367 |    1.514 | 
     | CORE_Clock__L10_I140/A      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   1.370 |    1.517 | 
     | CORE_Clock__L10_I140/Q      |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.046 |   1.416 |    1.563 | 
     | master_clock_r_REG2981_S5/C |   ^   | CORE_Clock__L10_N140 | DFSC1   | 0.002 |   1.419 |    1.565 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin master_clock_r_REG1990_S22/C 
Endpoint:   master_clock_r_REG1990_S22/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG269_S8/QN   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.461
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.561
  Arrival Time                  1.718
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |    0.254 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.254 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.635 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.645 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.673 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.675 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.720 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.729 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.816 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.816 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.921 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.932 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.977 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.997 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.067 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.071 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.110 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.123 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.197 | 
     | master_clock_r_REG269_S8/C    |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.002 |   1.356 |    1.199 | 
     | master_clock_r_REG269_S8/QN   |   v   | n31305             | DFSE1   | 0.362 |   1.718 |    1.561 | 
     | master_clock_r_REG1990_S22/SD |   v   | n31305             | DFSE1   | 0.000 |   1.718 |    1.561 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.411 |    0.569 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.411 |    0.569 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.949 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.960 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.988 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.990 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.034 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.044 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.974 |    1.131 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   0.974 |    1.131 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.105 |   1.079 |    1.236 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   1.089 |    1.247 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.045 |   1.134 |    1.291 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   1.154 |    1.311 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   1.224 |    1.382 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   1.228 |    1.386 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.045 |   1.273 |    1.431 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   1.296 |    1.453 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.059 |   1.355 |    1.513 | 
     | CORE_Clock__L9_I27/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.003 |   1.358 |    1.515 | 
     | CORE_Clock__L9_I27/Q         |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.042 |   1.400 |    1.557 | 
     | CORE_Clock__L10_I52/A        |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.006 |   1.406 |    1.563 | 
     | CORE_Clock__L10_I52/Q        |   ^   | CORE_Clock__L10_N52 | CLKIN15 | 0.052 |   1.458 |    1.615 | 
     | master_clock_r_REG1990_S22/C |   ^   | CORE_Clock__L10_N52 | DFSE1   | 0.003 |   1.461 |    1.618 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin RESET_SYNC_FF2/C 
Endpoint:   RESET_SYNC_FF2/D (^) checked with  leading edge of 'master_clock'
Beginpoint: RESET_SYNC_FF1/Q (^) triggered by  leading edge of 'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.418
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.528
  Arrival Time                  1.691
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.412 |    0.248 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.248 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.628 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.639 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.667 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.669 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.713 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.723 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.821 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.823 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.933 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.936 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.978 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.988 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.041 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.057 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.099 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.110 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.156 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.164 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.203 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.370 |    1.206 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.047 |   1.417 |    1.253 | 
     | RESET_SYNC_FF1/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.001 |   1.418 |    1.254 | 
     | RESET_SYNC_FF1/Q       |   ^   | SYNC_MID_nReset      | DFC1    | 0.273 |   1.691 |    1.528 | 
     | RESET_SYNC_FF2/D       |   ^   | SYNC_MID_nReset      | DFC1    | 0.000 |   1.691 |    1.528 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.412 |    0.575 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.575 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.956 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.966 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.994 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.996 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.041 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.051 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.148 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.150 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.260 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    1.264 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    1.305 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    1.316 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.368 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.384 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.427 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.438 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.484 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.491 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.530 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.370 |    1.533 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.047 |   1.417 |    1.580 | 
     | RESET_SYNC_FF2/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.002 |   1.418 |    1.582 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin master_clock_r_REG2657_S17/C 
Endpoint:   master_clock_r_REG2657_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.729
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.443 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.443 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.178 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.203 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.296 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.628 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.503 | 
     | master_clock_r_REG2657_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.872 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.872 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.008 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.025 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.218 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.220 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.419 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.431 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.803 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.803 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.221 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.228 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.459 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.485 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.753 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.777 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.003 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.009 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.224 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.226 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.421 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.424 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.627 | 
     | master_clock_r_REG2657_S17/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.629 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin master_clock_r_REG2659_S17/C 
Endpoint:   master_clock_r_REG2659_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.729
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.443 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.443 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.177 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.203 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.296 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.627 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.503 | 
     | master_clock_r_REG2659_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.872 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.872 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.008 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.025 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.218 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.221 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.419 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.432 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.804 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.804 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.221 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.228 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.459 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.486 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.753 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.778 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.004 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.009 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.224 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.226 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.422 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.424 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.627 | 
     | master_clock_r_REG2659_S17/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.629 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin master_clock_r_REG2351_S8/C 
Endpoint:   master_clock_r_REG2351_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.729
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.443 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.443 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.177 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.203 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.296 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.627 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.502 | 
     | master_clock_r_REG2351_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.062 |   6.729 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.872 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.872 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.008 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.025 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.218 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.221 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.420 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.432 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.804 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.804 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.222 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.228 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.460 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.486 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.753 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.778 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.004 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.009 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.224 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.227 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.422 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.425 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.627 | 
     | master_clock_r_REG2351_S8/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.629 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin master_clock_r_REG714_S10/C 
Endpoint:   master_clock_r_REG714_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.731
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.441 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.441 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.176 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.201 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.294 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.625 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.501 | 
     | master_clock_r_REG714_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.064 |   6.731 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.874 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.874 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.010 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.027 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.220 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.223 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.421 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.434 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.806 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.806 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.223 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.230 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.461 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.488 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.755 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.780 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.006 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.011 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.226 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.228 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.423 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.426 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.629 | 
     | master_clock_r_REG714_S10/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.631 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin master_clock_r_REG713_S10/C 
Endpoint:   master_clock_r_REG713_S10/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.731
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.441 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.441 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.175 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.201 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.294 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.625 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.500 | 
     | master_clock_r_REG713_S10/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.064 |   6.731 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.875 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.875 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.011 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.027 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.220 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.223 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.422 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.434 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.806 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.806 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.224 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.230 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.462 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.488 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.755 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.780 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.006 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.011 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.226 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.229 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.424 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.427 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.629 | 
     | master_clock_r_REG713_S10/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.631 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin master_clock_r_REG2117_S14/C 
Endpoint:   master_clock_r_REG2117_S14/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2250_S20/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.461
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.561
  Arrival Time                  1.728
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |    0.244 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.244 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.625 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.635 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.663 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.665 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.710 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.719 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.806 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.806 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.911 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.922 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.966 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.987 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.057 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.061 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.100 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.113 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.187 | 
     | master_clock_r_REG2250_S20/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.357 |    1.189 | 
     | master_clock_r_REG2250_S20/QN |   v   | n29522             | DFSE1   | 0.371 |   1.728 |    1.561 | 
     | master_clock_r_REG2117_S14/SD |   v   | n29522             | DFSE1   | 0.000 |   1.728 |    1.561 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.412 |    0.579 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.579 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.960 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.970 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.998 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.000 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.044 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.054 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.974 |    1.141 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   0.974 |    1.141 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.105 |   1.079 |    1.246 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   1.089 |    1.257 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.045 |   1.134 |    1.301 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   1.154 |    1.322 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   1.224 |    1.392 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   1.228 |    1.396 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.045 |   1.273 |    1.441 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   1.296 |    1.463 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.059 |   1.355 |    1.523 | 
     | CORE_Clock__L9_I28/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.002 |   1.357 |    1.525 | 
     | CORE_Clock__L9_I28/Q         |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.041 |   1.398 |    1.566 | 
     | CORE_Clock__L10_I55/A        |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.007 |   1.405 |    1.572 | 
     | CORE_Clock__L10_I55/Q        |   ^   | CORE_Clock__L10_N55 | CLKIN15 | 0.053 |   1.458 |    1.625 | 
     | master_clock_r_REG2117_S14/C |   ^   | CORE_Clock__L10_N55 | DFSE1   | 0.003 |   1.461 |    1.628 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin master_clock_r_REG2660_S17/C 
Endpoint:   master_clock_r_REG2660_S17/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.733
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.439 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.439 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.173 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.199 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.292 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.623 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.498 | 
     | master_clock_r_REG2660_S17/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.066 |   6.733 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.876 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.876 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.012 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.029 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.222 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.225 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.424 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.436 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.226 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.232 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.464 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.490 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.757 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.782 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.008 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.013 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.228 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.231 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.426 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.429 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.631 | 
     | master_clock_r_REG2660_S17/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.633 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin master_clock_r_REG2353_S8/C 
Endpoint:   master_clock_r_REG2353_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.733
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.438 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.438 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.173 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.199 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.292 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.623 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.498 | 
     | master_clock_r_REG2353_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.067 |   6.733 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.877 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.877 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.013 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.029 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.223 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.225 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.424 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.436 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.226 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.232 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.464 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.490 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.757 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.782 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.008 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.013 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.228 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.231 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.426 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.429 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.631 | 
     | master_clock_r_REG2353_S8/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.633 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin master_clock_r_REG2354_S8/C 
Endpoint:   master_clock_r_REG2354_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.734
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.438 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.438 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.173 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.198 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.291 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.623 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.498 | 
     | master_clock_r_REG2354_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.067 |   6.734 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.877 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.877 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.013 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.030 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.223 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.225 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.424 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.436 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.808 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.226 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.233 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.464 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.490 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.758 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.783 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.008 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.014 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.229 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.231 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.426 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.429 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.632 | 
     | master_clock_r_REG2354_S8/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.634 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin master_clock_r_REG2485_S14/C 
Endpoint:   master_clock_r_REG2485_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.734
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.438 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.438 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.172 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.198 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.291 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.622 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.497 | 
     | master_clock_r_REG2485_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.067 |   6.734 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.877 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.877 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.013 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.030 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.223 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.226 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.425 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.437 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.809 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.809 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.227 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.233 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.465 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.491 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.758 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.783 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.009 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.014 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.229 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.232 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.427 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.430 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.632 | 
     | master_clock_r_REG2485_S14/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.634 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin master_clock_r_REG2484_S14/C 
Endpoint:   master_clock_r_REG2484_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.734
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.437 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.437 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.172 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.198 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.291 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.622 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.497 | 
     | master_clock_r_REG2484_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.068 |   6.734 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.878 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.878 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.014 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.030 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.224 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.226 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.425 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.437 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.809 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.809 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.227 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.233 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.465 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.491 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.758 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.783 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.009 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.014 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.229 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.232 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.427 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.430 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.632 | 
     | master_clock_r_REG2484_S14/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.634 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin master_clock_r_REG2352_S8/C 
Endpoint:   master_clock_r_REG2352_S8/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                   (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.736
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                              |       |                  |         |       |  Time   |   Time   | 
     |------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                   |   v   | ScanEnable       |         |       |   2.607 |    2.436 | 
     | PAD_ScanEnable/PAD           |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.436 | 
     | PAD_ScanEnable/Y             |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.171 | 
     | FE_OFC134_n28809/A           |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.196 | 
     | FE_OFC134_n28809/Q           |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.289 | 
     | FE_OFC145_n28809/A           |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.620 | 
     | FE_OFC145_n28809/Q           |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.496 | 
     | master_clock_r_REG2352_S8/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.069 |   6.736 |    6.565 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   1.708 |    1.879 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.879 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.015 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.032 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.225 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.228 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.426 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.439 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.811 | 
     | CORE_Clock__L4_I0/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.811 | 
     | CORE_Clock__L4_I0/Q         |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.228 | 
     | CORE_Clock__L5_I0/A         |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.235 | 
     | CORE_Clock__L5_I0/Q         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.466 | 
     | CORE_Clock__L6_I0/A         |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.493 | 
     | CORE_Clock__L6_I0/Q         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.760 | 
     | CORE_Clock__L7_I1/A         |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.785 | 
     | CORE_Clock__L7_I1/Q         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.011 | 
     | CORE_Clock__L8_I3/A         |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.016 | 
     | CORE_Clock__L8_I3/Q         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.231 | 
     | CORE_Clock__L9_I6/A         |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.233 | 
     | CORE_Clock__L9_I6/Q         |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.428 | 
     | CORE_Clock__L10_I13/A       |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.431 | 
     | CORE_Clock__L10_I13/Q       |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.634 | 
     | master_clock_r_REG2352_S8/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.636 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin master_clock_r_REG2417_S14/C 
Endpoint:   master_clock_r_REG2417_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.465
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.565
  Arrival Time                  6.736
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.436 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.436 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.170 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.196 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.289 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.620 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.495 | 
     | master_clock_r_REG2417_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.069 |   6.736 |    6.565 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.879 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.879 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.015 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.032 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.225 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.228 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.427 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.439 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.811 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.811 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.229 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.235 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.467 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.493 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.760 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.785 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.011 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.016 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.231 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.234 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.429 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.432 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.634 | 
     | master_clock_r_REG2417_S14/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.002 |   6.465 |    6.636 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin master_clock_r_REG1073_S11/C 
Endpoint:   master_clock_r_REG1073_S11/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG45_S16/Q    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.424
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.524
  Arrival Time                  1.696
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |    0.239 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.239 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.620 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.631 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.658 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.660 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.705 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.715 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.812 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.815 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.923 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.935 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.963 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.968 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.031 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.035 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.081 | 
     | CORE_Clock__L8_I54/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.093 | 
     | CORE_Clock__L8_I54/Q          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.152 | 
     | CORE_Clock__L9_I91/A          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.155 | 
     | CORE_Clock__L9_I91/Q          |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.197 | 
     | CORE_Clock__L10_I176/A        |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   1.373 |    1.200 | 
     | CORE_Clock__L10_I176/Q        |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.050 |   1.422 |    1.250 | 
     | master_clock_r_REG45_S16/C    |   ^   | CORE_Clock__L10_N176 | DFSC3   | 0.002 |   1.424 |    1.252 | 
     | master_clock_r_REG45_S16/Q    |   ^   | n31501               | DFSC3   | 0.272 |   1.696 |    1.524 | 
     | master_clock_r_REG1073_S11/SD |   ^   | n31501               | DFSC1   | 0.000 |   1.696 |    1.524 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.584 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.584 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.964 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.975 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.002 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.005 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.049 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.059 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.156 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.160 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.267 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.279 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.307 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.312 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.375 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.379 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.425 | 
     | CORE_Clock__L8_I54/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.437 | 
     | CORE_Clock__L8_I54/Q         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.496 | 
     | CORE_Clock__L9_I91/A         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.499 | 
     | CORE_Clock__L9_I91/Q         |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.541 | 
     | CORE_Clock__L10_I176/A       |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   1.373 |    1.545 | 
     | CORE_Clock__L10_I176/Q       |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.050 |   1.422 |    1.594 | 
     | master_clock_r_REG1073_S11/C |   ^   | CORE_Clock__L10_N176 | DFSC1   | 0.002 |   1.424 |    1.596 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin master_clock_r_REG1275_S8_IP/C 
Endpoint:   master_clock_r_REG1275_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1418_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.453
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.553
  Arrival Time                  1.725
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.239 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.239 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.620 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.630 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.658 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.660 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.705 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.715 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.812 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.815 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.921 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.924 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.966 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.970 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.036 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.053 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.086 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.096 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.153 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.156 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.196 | 
     | CORE_Clock__L10_I150/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.371 |    1.198 | 
     | CORE_Clock__L10_I150/Q          |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.418 |    1.246 | 
     | master_clock_r_REG1418_S8_IP/C  |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.003 |   1.421 |    1.249 | 
     | master_clock_r_REG1418_S8_IP/Q  |   ^   | n30337               | DFSEC1  | 0.304 |   1.725 |    1.553 | 
     | master_clock_r_REG1275_S8_IP/SD |   ^   | n30337               | DFSEC1  | 0.000 |   1.725 |    1.553 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.584 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.584 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.964 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.975 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.003 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.005 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.049 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.059 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.157 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.159 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.266 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.269 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.311 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.315 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.381 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.397 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.447 | 
     | CORE_Clock__L8_I47/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.467 | 
     | CORE_Clock__L8_I47/Q           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.531 | 
     | CORE_Clock__L9_I80/A           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.363 |    1.535 | 
     | CORE_Clock__L9_I80/Q           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   1.401 |    1.574 | 
     | CORE_Clock__L10_I155/A         |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.002 |   1.403 |    1.575 | 
     | CORE_Clock__L10_I155/Q         |   ^   | CORE_Clock__L10_N155 | CLKIN15 | 0.048 |   1.451 |    1.623 | 
     | master_clock_r_REG1275_S8_IP/C |   ^   | CORE_Clock__L10_N155 | DFSEC1  | 0.002 |   1.453 |    1.625 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin master_clock_r_REG2483_S14/C 
Endpoint:   master_clock_r_REG2483_S14/SE (v) checked with  leading edge of 
'master_clock'
Beginpoint: ScanEnable                    (v) triggered by  leading edge of 
'master_clock'
Analysis View: func_max
Other End Arrival Time          6.463
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 6.563
  Arrival Time                  6.736
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   1.607
     = Beginpoint Arrival Time            2.607
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net        |  Cell   | Delay | Arrival | Required | 
     |                               |       |                  |         |       |  Time   |   Time   | 
     |-------------------------------+-------+------------------+---------+-------+---------+----------| 
     | ScanEnable                    |   v   | ScanEnable       |         |       |   2.607 |    2.434 | 
     | PAD_ScanEnable/PAD            |   v   | ScanEnable       | ICUP    | 0.000 |   2.607 |    2.434 | 
     | PAD_ScanEnable/Y              |   v   | n28809           | ICUP    | 1.735 |   4.342 |    4.169 | 
     | FE_OFC134_n28809/A            |   v   | n28809           | CLKIN12 | 0.026 |   4.367 |    4.194 | 
     | FE_OFC134_n28809/Q            |   ^   | FE_OFN134_n28809 | CLKIN12 | 1.093 |   5.460 |    5.287 | 
     | FE_OFC145_n28809/A            |   ^   | FE_OFN134_n28809 | INV15   | 0.331 |   5.792 |    5.619 | 
     | FE_OFC145_n28809/Q            |   v   | FE_OFN145_n28809 | INV15   | 0.875 |   6.667 |    6.494 | 
     | master_clock_r_REG2483_S14/SE |   v   | FE_OFN145_n28809 | DFSE1   | 0.069 |   6.736 |    6.563 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   1.708 |    1.881 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   1.708 |    1.881 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 2.136 |   3.844 |    4.017 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.017 |   3.861 |    4.034 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.193 |   4.054 |    4.227 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.003 |   4.056 |    4.229 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.199 |   4.255 |    4.428 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.012 |   4.267 |    4.440 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.372 |   4.639 |    4.812 | 
     | CORE_Clock__L4_I0/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   4.639 |    4.812 | 
     | CORE_Clock__L4_I0/Q          |   ^   | CORE_Clock__L4_N0   | CLKBU15 | 0.418 |   5.057 |    5.230 | 
     | CORE_Clock__L5_I0/A          |   ^   | CORE_Clock__L4_N0   | CLKIN15 | 0.007 |   5.064 |    5.237 | 
     | CORE_Clock__L5_I0/Q          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.231 |   5.295 |    5.468 | 
     | CORE_Clock__L6_I0/A          |   v   | CORE_Clock__L5_N0   | CLKIN15 | 0.026 |   5.321 |    5.494 | 
     | CORE_Clock__L6_I0/Q          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.267 |   5.589 |    5.762 | 
     | CORE_Clock__L7_I1/A          |   ^   | CORE_Clock__L6_N0   | CLKIN15 | 0.025 |   5.614 |    5.787 | 
     | CORE_Clock__L7_I1/Q          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.226 |   5.839 |    6.012 | 
     | CORE_Clock__L8_I3/A          |   v   | CORE_Clock__L7_N1   | CLKIN15 | 0.005 |   5.845 |    6.018 | 
     | CORE_Clock__L8_I3/Q          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.215 |   6.060 |    6.233 | 
     | CORE_Clock__L9_I6/A          |   ^   | CORE_Clock__L8_N3   | CLKIN15 | 0.003 |   6.062 |    6.235 | 
     | CORE_Clock__L9_I6/Q          |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.195 |   6.257 |    6.430 | 
     | CORE_Clock__L10_I13/A        |   v   | CORE_Clock__L9_N6   | CLKIN15 | 0.003 |   6.260 |    6.433 | 
     | CORE_Clock__L10_I13/Q        |   ^   | CORE_Clock__L10_N13 | CLKIN15 | 0.202 |   6.463 |    6.636 | 
     | master_clock_r_REG2483_S14/C |   ^   | CORE_Clock__L10_N13 | DFSE1   | 0.001 |   6.463 |    6.636 | 
     +---------------------------------------------------------------------------------------------------+ 

