

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Feb 09 00:06:42 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 23/03/2023 GMT
    16                           ; 
    17                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     
    50                           	psect	idataCOMRAM
    51   0008BA                     __pidataCOMRAM:
    52                           	callstack 0
    53                           
    54                           ;initializer for _display_array
    55   0008BA  003F               	dw	63
    56   0008BC  0006               	dw	6
    57   0008BE  005B               	dw	91
    58   0008C0  004F               	dw	79
    59   0008C2  0066               	dw	102
    60   0008C4  006D               	dw	109
    61   0008C6  007D               	dw	125
    62   0008C8  0007               	dw	7
    63   0008CA  007F               	dw	127
    64   0008CC  0067               	dw	103
    65   0008CE  0077               	dw	119
    66   0008D0  007C               	dw	124
    67   0008D2  0039               	dw	57
    68   0008D4  005E               	dw	94
    69   0008D6  0079               	dw	121
    70   0008D8  0071               	dw	113
    71   000000                     _LATD	set	3980
    72   000000                     _TRISD	set	3989
    73   000000                     _ADCON1	set	4033
    74   000000                     _TRISEbits	set	3990
    75   000000                     _LATEbits	set	3981
    76                           
    77                           ; #config settings
    78                           
    79                           	psect	cinit
    80   000894                     __pcinit:
    81                           	callstack 0
    82   000894                     start_initialization:
    83                           	callstack 0
    84   000894                     __initialization:
    85                           	callstack 0
    86                           
    87                           ; Initialize objects allocated to COMRAM (32 bytes)
    88                           ; load TBLPTR registers with __pidataCOMRAM
    89   000894  0EBA               	movlw	low __pidataCOMRAM
    90   000896  6EF6               	movwf	tblptrl,c
    91   000898  0E08               	movlw	high __pidataCOMRAM
    92   00089A  6EF7               	movwf	tblptrh,c
    93   00089C  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    94   00089E  6EF8               	movwf	tblptru,c
    95   0008A0  EE00  F001         	lfsr	0,__pdataCOMRAM
    96   0008A4  EE10 F020          	lfsr	1,32
    97   0008A8                     copy_data0:
    98   0008A8  0009               	tblrd		*+
    99   0008AA  CFF5 FFEE          	movff	tablat,postinc0
   100   0008AE  50E5               	movf	postdec1,w,c
   101   0008B0  50E1               	movf	fsr1l,w,c
   102   0008B2  E1FA               	bnz	copy_data0
   103   0008B4                     end_of_initialization:
   104                           	callstack 0
   105   0008B4                     __end_of__initialization:
   106                           	callstack 0
   107   0008B4  0100               	movlb	0
   108   0008B6  EF01  F004         	goto	_main	;jump to C main() function
   109                           
   110                           	psect	dataCOMRAM
   111   000001                     __pdataCOMRAM:
   112                           	callstack 0
   113   000001                     _display_array:
   114                           	callstack 0
   115   000001                     	ds	32
   116                           
   117                           	psect	cstackCOMRAM
   118   000021                     __pcstackCOMRAM:
   119                           	callstack 0
   120   000021                     ??_main:
   121                           
   122                           ; 1 bytes @ 0x0
   123   000021                     	ds	2
   124   000023                     main@i:
   125                           	callstack 0
   126                           
   127                           ; 2 bytes @ 0x2
   128   000023                     	ds	2
   129                           
   130 ;;
   131 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   132 ;;
   133 ;; *************** function _main *****************
   134 ;; Defined at:
   135 ;;		line 12 in file "main.c"
   136 ;; Parameters:    Size  Location     Type
   137 ;;		None
   138 ;; Auto vars:     Size  Location     Type
   139 ;;  i               2    2[COMRAM] int 
   140 ;; Return value:  Size  Location     Type
   141 ;;                  1    wreg      void 
   142 ;; Registers used:
   143 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   144 ;; Tracked objects:
   145 ;;		On entry : 0/0
   146 ;;		On exit  : 0/0
   147 ;;		Unchanged: 0/0
   148 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   149 ;;      Params:         0       0       0       0       0       0       0       0       0
   150 ;;      Locals:         2       0       0       0       0       0       0       0       0
   151 ;;      Temps:          2       0       0       0       0       0       0       0       0
   152 ;;      Totals:         4       0       0       0       0       0       0       0       0
   153 ;;Total ram usage:        4 bytes
   154 ;; This function calls:
   155 ;;		Nothing
   156 ;; This function is called by:
   157 ;;		Startup code after reset
   158 ;; This function uses a non-reentrant model
   159 ;;
   160                           
   161                           	psect	text0
   162   000802                     __ptext0:
   163                           	callstack 0
   164   000802                     _main:
   165                           	callstack 31
   166   000802                     
   167                           ;main.c: 13:     ADCON1=0B00001111;
   168   000802  0E0F               	movlw	15
   169   000804  6EC1               	movwf	193,c	;volatile
   170                           
   171                           ;main.c: 14:     TRISD = 0;
   172   000806  0E00               	movlw	0
   173   000808  6E95               	movwf	149,c	;volatile
   174   00080A                     
   175                           ;main.c: 15:     TRISEbits.RE0=0;
   176   00080A  9096               	bcf	150,0,c	;volatile
   177   00080C                     
   178                           ;main.c: 16:     TRISEbits.RE1=0;
   179   00080C  9296               	bcf	150,1,c	;volatile
   180   00080E                     
   181                           ;main.c: 19:     for(int i; i<=15; i++){
   182   00080E  BE24               	btfsc	(main@i+1)^0,7,c
   183   000810  EF13  F004         	goto	u11
   184   000814  5024               	movf	(main@i+1)^0,w,c
   185   000816  E109               	bnz	u10
   186   000818  0E10               	movlw	16
   187   00081A  5C23               	subwf	main@i^0,w,c
   188   00081C  A0D8               	btfss	status,0,c
   189   00081E  EF13  F004         	goto	u11
   190   000822  EF15  F004         	goto	u10
   191   000826                     u11:
   192   000826  EF17  F004         	goto	l709
   193   00082A                     u10:
   194   00082A  EF48  F004         	goto	l23
   195   00082E                     l709:
   196                           
   197                           ;main.c: 20:         LATD=display_array[i];
   198   00082E  5023               	movf	main@i^0,w,c
   199   000830  0D02               	mullw	2
   200   000832  50F3               	movf	243,w,c
   201   000834  0F01               	addlw	low _display_array
   202   000836  6ED9               	movwf	fsr2l,c
   203   000838  6ADA               	clrf	fsr2h,c
   204   00083A  50DF               	movf	indf2,w,c
   205   00083C  6E8C               	movwf	140,c	;volatile
   206   00083E                     
   207                           ;main.c: 22:         if(i%2 ==0){
   208   00083E  B023               	btfsc	main@i^0,0,c
   209   000840  EF24  F004         	goto	u21
   210   000844  EF26  F004         	goto	u20
   211   000848                     u21:
   212   000848  EF2A  F004         	goto	l21
   213   00084C                     u20:
   214   00084C                     
   215                           ;main.c: 23:             LATEbits.LE0=0;
   216   00084C  908D               	bcf	141,0,c	;volatile
   217                           
   218                           ;main.c: 24:             LATEbits.LE1=1;
   219   00084E  828D               	bsf	141,1,c	;volatile
   220                           
   221                           ;main.c: 25:         }else{
   222   000850  EF2C  F004         	goto	l715
   223   000854                     l21:
   224                           
   225                           ;main.c: 26:             LATEbits.LE0=1;
   226   000854  808D               	bsf	141,0,c	;volatile
   227                           
   228                           ;main.c: 27:             LATEbits.LE1=0;
   229   000856  928D               	bcf	141,1,c	;volatile
   230   000858                     l715:
   231                           
   232                           ;main.c: 30:         _delay((unsigned long)((5000)*(2000000/4000.0)));
   233   000858  0E0D               	movlw	13
   234   00085A  6E22               	movwf	(??_main+1)^0,c
   235   00085C  0EAF               	movlw	175
   236   00085E  6E21               	movwf	??_main^0,c
   237   000860  0EB6               	movlw	182
   238   000862                     u47:
   239   000862  2EE8               	decfsz	wreg,f,c
   240   000864  D7FE               	bra	u47
   241   000866  2E21               	decfsz	??_main^0,f,c
   242   000868  D7FC               	bra	u47
   243   00086A  2E22               	decfsz	(??_main+1)^0,f,c
   244   00086C  D7FA               	bra	u47
   245   00086E  D000               	nop2	
   246   000870                     
   247                           ;main.c: 31:     }
   248   000870  4A23               	infsnz	main@i^0,f,c
   249   000872  2A24               	incf	(main@i+1)^0,f,c
   250   000874  BE24               	btfsc	(main@i+1)^0,7,c
   251   000876  EF46  F004         	goto	u31
   252   00087A  5024               	movf	(main@i+1)^0,w,c
   253   00087C  E109               	bnz	u30
   254   00087E  0E10               	movlw	16
   255   000880  5C23               	subwf	main@i^0,w,c
   256   000882  A0D8               	btfss	status,0,c
   257   000884  EF46  F004         	goto	u31
   258   000888  EF48  F004         	goto	u30
   259   00088C                     u31:
   260   00088C  EF17  F004         	goto	l709
   261   000890                     u30:
   262   000890                     l23:
   263   000890  EF00  F000         	goto	start
   264   000894                     __end_of_main:
   265                           	callstack 0
   266                           
   267                           	psect	smallconst
   268   000800                     __psmallconst:
   269                           	callstack 0
   270   000800  00                 	db	0
   271   000801  00                 	db	0	; dummy byte at the end
   272   000000                     
   273                           	psect	rparam
   274   000000                     
   275                           	psect	config
   276                           
   277                           ;Config register CONFIG1L @ 0x300000
   278                           ;	PLL Prescaler Selection bits
   279                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   280                           ;	System Clock Postscaler Selection bits
   281                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   282                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   283                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   284   300000                     	org	3145728
   285   300000  00                 	db	0
   286                           
   287                           ;Config register CONFIG1H @ 0x300001
   288                           ;	Oscillator Selection bits
   289                           ;	FOSC = HS, HS oscillator (HS)
   290                           ;	Fail-Safe Clock Monitor Enable bit
   291                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   292                           ;	Internal/External Oscillator Switchover bit
   293                           ;	IESO = OFF, Oscillator Switchover mode disabled
   294   300001                     	org	3145729
   295   300001  0C                 	db	12
   296                           
   297                           ;Config register CONFIG2L @ 0x300002
   298                           ;	Power-up Timer Enable bit
   299                           ;	PWRT = OFF, PWRT disabled
   300                           ;	Brown-out Reset Enable bits
   301                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   302                           ;	Brown-out Reset Voltage bits
   303                           ;	BORV = 3, Minimum setting 2.05V
   304                           ;	USB Voltage Regulator Enable bit
   305                           ;	VREGEN = OFF, USB voltage regulator disabled
   306   300002                     	org	3145730
   307   300002  1F                 	db	31
   308                           
   309                           ;Config register CONFIG2H @ 0x300003
   310                           ;	Watchdog Timer Enable bit
   311                           ;	WDT = ON, WDT enabled
   312                           ;	Watchdog Timer Postscale Select bits
   313                           ;	WDTPS = 32768, 1:32768
   314   300003                     	org	3145731
   315   300003  1F                 	db	31
   316                           
   317                           ; Padding undefined space
   318   300004                     	org	3145732
   319   300004  FF                 	db	255
   320                           
   321                           ;Config register CONFIG3H @ 0x300005
   322                           ;	CCP2 MUX bit
   323                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   324                           ;	PORTB A/D Enable bit
   325                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   326                           ;	Low-Power Timer 1 Oscillator Enable bit
   327                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   328                           ;	MCLR Pin Enable bit
   329                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   330   300005                     	org	3145733
   331   300005  83                 	db	131
   332                           
   333                           ;Config register CONFIG4L @ 0x300006
   334                           ;	Stack Full/Underflow Reset Enable bit
   335                           ;	STVREN = ON, Stack full/underflow will cause Reset
   336                           ;	Single-Supply ICSP Enable bit
   337                           ;	LVP = ON, Single-Supply ICSP enabled
   338                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   339                           ;	ICPRT = OFF, ICPORT disabled
   340                           ;	Extended Instruction Set Enable bit
   341                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   342                           ;	Background Debugger Enable bit
   343                           ;	DEBUG = 0x1, unprogrammed default
   344   300006                     	org	3145734
   345   300006  85                 	db	133
   346                           
   347                           ; Padding undefined space
   348   300007                     	org	3145735
   349   300007  FF                 	db	255
   350                           
   351                           ;Config register CONFIG5L @ 0x300008
   352                           ;	Code Protection bit
   353                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   354                           ;	Code Protection bit
   355                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   356                           ;	Code Protection bit
   357                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   358                           ;	Code Protection bit
   359                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   360   300008                     	org	3145736
   361   300008  0F                 	db	15
   362                           
   363                           ;Config register CONFIG5H @ 0x300009
   364                           ;	Boot Block Code Protection bit
   365                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   366                           ;	Data EEPROM Code Protection bit
   367                           ;	CPD = OFF, Data EEPROM is not code-protected
   368   300009                     	org	3145737
   369   300009  C0                 	db	192
   370                           
   371                           ;Config register CONFIG6L @ 0x30000A
   372                           ;	Write Protection bit
   373                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   374                           ;	Write Protection bit
   375                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   376                           ;	Write Protection bit
   377                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   378                           ;	Write Protection bit
   379                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   380   30000A                     	org	3145738
   381   30000A  0F                 	db	15
   382                           
   383                           ;Config register CONFIG6H @ 0x30000B
   384                           ;	Configuration Register Write Protection bit
   385                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   386                           ;	Boot Block Write Protection bit
   387                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   388                           ;	Data EEPROM Write Protection bit
   389                           ;	WRTD = OFF, Data EEPROM is not write-protected
   390   30000B                     	org	3145739
   391   30000B  E0                 	db	224
   392                           
   393                           ;Config register CONFIG7L @ 0x30000C
   394                           ;	Table Read Protection bit
   395                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   396                           ;	Table Read Protection bit
   397                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   398                           ;	Table Read Protection bit
   399                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   400                           ;	Table Read Protection bit
   401                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   402   30000C                     	org	3145740
   403   30000C  0F                 	db	15
   404                           
   405                           ;Config register CONFIG7H @ 0x30000D
   406                           ;	Boot Block Table Read Protection bit
   407                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   408   30000D                     	org	3145741
   409   30000D  40                 	db	64
   410                           tosu	equ	0xFFF
   411                           tosh	equ	0xFFE
   412                           tosl	equ	0xFFD
   413                           stkptr	equ	0xFFC
   414                           pclatu	equ	0xFFB
   415                           pclath	equ	0xFFA
   416                           pcl	equ	0xFF9
   417                           tblptru	equ	0xFF8
   418                           tblptrh	equ	0xFF7
   419                           tblptrl	equ	0xFF6
   420                           tablat	equ	0xFF5
   421                           prodh	equ	0xFF4
   422                           prodl	equ	0xFF3
   423                           indf0	equ	0xFEF
   424                           postinc0	equ	0xFEE
   425                           postdec0	equ	0xFED
   426                           preinc0	equ	0xFEC
   427                           plusw0	equ	0xFEB
   428                           fsr0h	equ	0xFEA
   429                           fsr0l	equ	0xFE9
   430                           wreg	equ	0xFE8
   431                           indf1	equ	0xFE7
   432                           postinc1	equ	0xFE6
   433                           postdec1	equ	0xFE5
   434                           preinc1	equ	0xFE4
   435                           plusw1	equ	0xFE3
   436                           fsr1h	equ	0xFE2
   437                           fsr1l	equ	0xFE1
   438                           bsr	equ	0xFE0
   439                           indf2	equ	0xFDF
   440                           postinc2	equ	0xFDE
   441                           postdec2	equ	0xFDD
   442                           preinc2	equ	0xFDC
   443                           plusw2	equ	0xFDB
   444                           fsr2h	equ	0xFDA
   445                           fsr2l	equ	0xFD9
   446                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        32
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4      36
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      60
                                              0 COMRAM     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      25        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      4      24       1       37.9%
BITBIGSFRh          3E      0       0      20        0.0%
BITBIGSFRlll        2C      0       0      23        0.0%
BITBIGSFRlh         2A      0       0      21        0.0%
BITBIGSFRllh         7      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      24      24        0.0%
DATA                 0      0      24       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Feb 09 00:06:42 2024

                     l21 0854                       l23 0890                       u10 082A  
                     u11 0826                       u20 084C                       u21 0848  
                     u30 0890                       u31 088C                       u47 0862  
                    l701 080A                      l711 083E                      l703 080C  
                    l713 084C                      l705 080E                      l715 0858  
                    l717 0870                      l709 082E                      l699 0802  
                    wreg 0FE8                     _LATD 0F8C                     _main 0802  
                   fsr2h 0FDA                     indf2 0FDF                     fsr1l 0FE1  
                   fsr2l 0FD9                     prodl 0FF3                     start 0000  
           ___param_bank 0000                    ?_main 0021                    _TRISD 0F95  
                  main@i 0023                    tablat 0FF5                    status 0FD8  
        __initialization 0894             __end_of_main 0894                   ??_main 0021  
          __activetblptr 0000                   _ADCON1 0FC1                   isa$std 0001  
           __pdataCOMRAM 0001             __mediumconst 0000                   tblptrh 0FF7  
                 tblptrl 0FF6                   tblptru 0FF8               __accesstop 0060  
__end_of__initialization 08B4            ___rparam_used 0001           __pcstackCOMRAM 0021  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 0894                  __ramtop 0800                  __ptext0 0802  
   end_of_initialization 08B4                  postdec1 0FE5                  postinc0 0FEE  
              _TRISEbits 0F96            __pidataCOMRAM 08BA      start_initialization 0894  
            __smallconst 0800                 _LATEbits 0F8D                copy_data0 08A8  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
          _display_array 0001  
