{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695824982765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695824982766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:29:42 2023 " "Processing started: Wed Sep 27 10:29:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695824982766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695824982766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695824982766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695824982956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_DFF-arch " "Found design unit 1: n_DFF-arch" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824983226 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_DFF " "Found entity 1: n_DFF" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824983226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824983226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_clk-arch " "Found design unit 1: DFF_clk-arch" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824983228 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_clk " "Found entity 1: DFF_clk" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824983228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824983228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dualdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DualDFF " "Found entity 1: DualDFF" {  } { { "DualDFF.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824983230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824983230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DualDFF " "Elaborating entity \"DualDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695824983249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_DFF n_DFF:inst " "Elaborating entity \"n_DFF\" for hierarchy \"n_DFF:inst\"" {  } { { "DualDFF.bdf" "inst" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { { 280 656 872 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695824983251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DFF_clk n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF A:arch " "Elaborating entity \"DFF_clk\" using architecture \"A:arch\" for hierarchy \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\"" {  } { { "dual_DFF.vhd" "\\gen_dff:0:comp_DFF" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695824983252 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\] n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824983469 "|DualDFF|n_DFF:inst|DFF_clk:\gen_dff:0:comp_DFF|Qinternal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\] n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824983469 "|DualDFF|n_DFF:inst|DFF_clk:\gen_dff:1:comp_DFF|Qinternal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\] n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~5 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~5\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824983469 "|DualDFF|n_DFF:inst|DFF_clk:\gen_dff:0:comp_DFF|Qinternal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\] n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~5 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~5\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824983469 "|DualDFF|n_DFF:inst|DFF_clk:\gen_dff:1:comp_DFF|Qinternal[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1695824983469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695824983585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695824983585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695824983613 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695824983613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695824983613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695824983613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695824983629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:29:43 2023 " "Processing ended: Wed Sep 27 10:29:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695824983629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695824983629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695824983629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695824983629 ""}
