
*** Running vivado
    with args -log mb_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mb_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 436.445 ; gain = 37.328
Command: synth_design -top mb_design_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 980.516 ; gain = 234.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_design_wrapper' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'mb_design' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2478]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_dma_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_dma_0_0' (2#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'mb_design_axi_dma_0_0' has 64 connections declared, but only 61 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2855]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_emc_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_emc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_emc_0_0' (3#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_emc_0_0_stub.v:6]
WARNING: [Synth 8-689] width (23) of port connection 'mem_a' does not match port width (32) of module 'mb_design_axi_emc_0_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2918]
WARNING: [Synth 8-7023] instance 'axi_emc_0' of module 'mb_design_axi_emc_0_0' has 51 connections declared, but only 45 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2917]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_0_0' (4#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_3_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_3_0' (5#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_2_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_2_0' (6#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_gpio_1_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_gpio_1_0' (7#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_timer_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_timer_0_0' (8#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'mb_design_axi_timer_0_0' has 26 connections declared, but only 23 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:3056]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axi_uartlite_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axi_uartlite_0_0' (9#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_axis_data_fifo_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_axis_data_fifo_0_0' (10#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_clk_wiz_1_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_clk_wiz_1_0' (11#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_design_fit_timer_0_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_fit_timer_0_0' (12#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_fit_timer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_mdm_1_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_mdm_1_0' (13#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_1' (14#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_axi_intc_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_axi_intc_0' (15#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_axi_periph_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:3501]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_7XQVZK' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_0' (16#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_0' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:235]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_7XQVZK' (17#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1KGGRVS' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:292]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_1' (18#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_1' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:515]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1KGGRVS' (19#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SWOCXT' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:572]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_2' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_2' (20#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_2' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SWOCXT' (21#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:572]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1H7VOBD' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:852]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_3' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_3' (22#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_3' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1H7VOBD' (23#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:852]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1W8QG7M' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1132]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_4' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_4' (24#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_4' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1W8QG7M' (25#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1132]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_9GBDFU' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1412]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_5' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_5' (26#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_5' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1635]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_9GBDFU' (27#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1412]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_ZVBXPF' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1692]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_6' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_6' (28#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_6_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_6' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1915]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_ZVBXPF' (29#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1692]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_O1I4VV' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1972]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_O1I4VV' (30#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:1972]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_5W1MNP' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2202]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_7' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_7' (31#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_7' has 56 connections declared, but only 53 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2421]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_5W1MNP' (32#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2202]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_10TEBL8' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5753]
INFO: [Synth 8-6157] synthesizing module 'mb_design_auto_pc_8' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_auto_pc_8' (33#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_auto_pc_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_design_auto_pc_8' has 56 connections declared, but only 54 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5976]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_10TEBL8' (34#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5753]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_N4AVSK' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:6033]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_N4AVSK' (35#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:6033]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1ULGU71' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:6137]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1ULGU71' (36#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:6137]
INFO: [Synth 8-6157] synthesizing module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_xbar_0' (37#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5490]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (96) of module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5507]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5508]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5510]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'mb_design_xbar_0' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5511]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_design_xbar_0' has 74 connections declared, but only 72 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5444]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_axi_periph_0' (38#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:3501]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_UIMIJC' [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5519]
INFO: [Synth 8-6157] synthesizing module 'mb_design_dlmb_bram_if_cntlr_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_dlmb_bram_if_cntlr_1' (39#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_dlmb_v10_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_dlmb_v10_1' (40#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_design_dlmb_v10_1' has 25 connections declared, but only 24 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5665]
INFO: [Synth 8-6157] synthesizing module 'mb_design_ilmb_bram_if_cntlr_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_ilmb_bram_if_cntlr_1' (41#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_design_ilmb_v10_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_ilmb_v10_1' (42#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_design_ilmb_v10_1' has 25 connections declared, but only 24 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5711]
INFO: [Synth 8-6157] synthesizing module 'mb_design_lmb_bram_1' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_lmb_bram_1' (43#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_design_lmb_bram_1' has 16 connections declared, but only 14 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5736]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_UIMIJC' (44#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:5519]
INFO: [Synth 8-6157] synthesizing module 'mb_design_microblaze_0_xlconcat_0' [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_xlconcat_0/synth/mb_design_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (45#1) [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_microblaze_0_xlconcat_0' (46#1) [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_xlconcat_0/synth/mb_design_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mb_design_rst_clk_wiz_1_100M_0' [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_rst_clk_wiz_1_100M_0' (47#1) [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/.Xil/Vivado-6236-DESKTOP-SKUGM7Q/realtime/mb_design_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_design_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:3489]
INFO: [Synth 8-6155] done synthesizing module 'mb_design' (48#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v:2478]
INFO: [Synth 8-6155] done synthesizing module 'mb_design_wrapper' (49#1) [C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s02_couplers_imp_1ULGU71 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1ULGU71 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1ULGU71 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1ULGU71 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_N4AVSK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_N4AVSK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_N4AVSK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_N4AVSK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_10TEBL8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_5W1MNP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_5W1MNP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_O1I4VV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_O1I4VV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_O1I4VV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_O1I4VV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_ZVBXPF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_ZVBXPF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_9GBDFU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1W8QG7M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1H7VOBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_SWOCXT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1KGGRVS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_7XQVZK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.207 ; gain = 318.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.207 ; gain = 318.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.207 ; gain = 318.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1064.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0/mb_design_xbar_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0/mb_design_xbar_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0/mb_design_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_intc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0/mb_design_mdm_1_0_in_context.xdc] for cell 'mb_design_i/mdm_1'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0/mb_design_mdm_1_0_in_context.xdc] for cell 'mb_design_i/mdm_1'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc] for cell 'mb_design_i/clk_wiz_1'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc] for cell 'mb_design_i/clk_wiz_1'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_design_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_buttons'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_buttons'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_switches'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_switches'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_leds'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_leds'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_display'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0/mb_design_axi_gpio_3_0_in_context.xdc] for cell 'mb_design_i/axi_gpio_display'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_in_context.xdc] for cell 'mb_design_i/axi_uartlite_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_in_context.xdc] for cell 'mb_design_i/axi_uartlite_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0_in_context.xdc] for cell 'mb_design_i/axi_timer_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0_in_context.xdc] for cell 'mb_design_i/axi_timer_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0_in_context.xdc] for cell 'mb_design_i/fit_timer_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0/mb_design_fit_timer_0_0_in_context.xdc] for cell 'mb_design_i/fit_timer_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_emc_0_0/mb_design_axi_emc_0_0/mb_design_axi_emc_0_0_in_context.xdc] for cell 'mb_design_i/axi_emc_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_emc_0_0/mb_design_axi_emc_0_0/mb_design_axi_emc_0_0_in_context.xdc] for cell 'mb_design_i/axi_emc_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1/mb_design_microblaze_0_1_in_context.xdc] for cell 'mb_design_i/microblaze_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_1/mb_design_microblaze_0_1/mb_design_microblaze_0_1_in_context.xdc] for cell 'mb_design_i/microblaze_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1/mb_design_dlmb_v10_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1/mb_design_dlmb_v10_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_v10_1/mb_design_ilmb_v10_1/mb_design_dlmb_v10_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1/mb_design_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1/mb_design_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_1/mb_design_lmb_bram_1/mb_design_lmb_bram_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_lmb_bram_1/mb_design_lmb_bram_1/mb_design_lmb_bram_1_in_context.xdc] for cell 'mb_design_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_dma_0_0/mb_design_axi_dma_0_0/mb_design_axi_dma_0_0_in_context.xdc] for cell 'mb_design_i/axi_dma_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_dma_0_0/mb_design_axi_dma_0_0/mb_design_axi_dma_0_0_in_context.xdc] for cell 'mb_design_i/axi_dma_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axis_data_fifo_0_0/mb_design_axis_data_fifo_0_0/mb_design_axis_data_fifo_0_0_in_context.xdc] for cell 'mb_design_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axis_data_fifo_0_0/mb_design_axis_data_fifo_0_0/mb_design_axis_data_fifo_0_0_in_context.xdc] for cell 'mb_design_i/axis_data_fifo_0'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_8/mb_design_auto_pc_8/mb_design_auto_pc_7_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_8/mb_design_auto_pc_8/mb_design_auto_pc_7_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_0/mb_design_auto_pc_0/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_0/mb_design_auto_pc_0/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_1/mb_design_auto_pc_1/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_1/mb_design_auto_pc_1/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_2/mb_design_auto_pc_2/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_2/mb_design_auto_pc_2/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_3/mb_design_auto_pc_3/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_3/mb_design_auto_pc_3/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_4/mb_design_auto_pc_4/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_4/mb_design_auto_pc_4/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_5/mb_design_auto_pc_5/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_5/mb_design_auto_pc_5/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_6/mb_design_auto_pc_6/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_6/mb_design_auto_pc_6/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_7/mb_design_auto_pc_7/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_7/mb_design_auto_pc_7/mb_design_auto_pc_0_in_context.xdc] for cell 'mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1136.875 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_design_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mb_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_gpio_buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_gpio_switches. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_gpio_leds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_gpio_display. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/fit_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_design_i/microblaze_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_design_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1146.758 ; gain = 401.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |mb_design_xbar_0                  |         1|
|2     |mb_design_auto_pc_0               |         1|
|3     |mb_design_auto_pc_1               |         1|
|4     |mb_design_auto_pc_2               |         1|
|5     |mb_design_auto_pc_3               |         1|
|6     |mb_design_auto_pc_4               |         1|
|7     |mb_design_auto_pc_5               |         1|
|8     |mb_design_auto_pc_6               |         1|
|9     |mb_design_auto_pc_7               |         1|
|10    |mb_design_auto_pc_8               |         1|
|11    |mb_design_axi_dma_0_0             |         1|
|12    |mb_design_axi_emc_0_0             |         1|
|13    |mb_design_axi_gpio_0_0            |         1|
|14    |mb_design_axi_gpio_3_0            |         1|
|15    |mb_design_axi_gpio_2_0            |         1|
|16    |mb_design_axi_gpio_1_0            |         1|
|17    |mb_design_axi_timer_0_0           |         1|
|18    |mb_design_axi_uartlite_0_0        |         1|
|19    |mb_design_axis_data_fifo_0_0      |         1|
|20    |mb_design_clk_wiz_1_0             |         1|
|21    |mb_design_fit_timer_0_0           |         1|
|22    |mb_design_mdm_1_0                 |         1|
|23    |mb_design_microblaze_0_1          |         1|
|24    |mb_design_microblaze_0_axi_intc_0 |         1|
|25    |mb_design_rst_clk_wiz_1_100M_0    |         1|
|26    |mb_design_dlmb_bram_if_cntlr_1    |         1|
|27    |mb_design_dlmb_v10_1              |         1|
|28    |mb_design_ilmb_bram_if_cntlr_1    |         1|
|29    |mb_design_ilmb_v10_1              |         1|
|30    |mb_design_lmb_bram_1              |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |mb_design_auto_pc_0               |     1|
|2     |mb_design_auto_pc_1               |     1|
|3     |mb_design_auto_pc_2               |     1|
|4     |mb_design_auto_pc_3               |     1|
|5     |mb_design_auto_pc_4               |     1|
|6     |mb_design_auto_pc_5               |     1|
|7     |mb_design_auto_pc_6               |     1|
|8     |mb_design_auto_pc_7               |     1|
|9     |mb_design_auto_pc_8               |     1|
|10    |mb_design_axi_dma_0_0             |     1|
|11    |mb_design_axi_emc_0_0             |     1|
|12    |mb_design_axi_gpio_0_0            |     1|
|13    |mb_design_axi_gpio_1_0            |     1|
|14    |mb_design_axi_gpio_2_0            |     1|
|15    |mb_design_axi_gpio_3_0            |     1|
|16    |mb_design_axi_timer_0_0           |     1|
|17    |mb_design_axi_uartlite_0_0        |     1|
|18    |mb_design_axis_data_fifo_0_0      |     1|
|19    |mb_design_clk_wiz_1_0             |     1|
|20    |mb_design_dlmb_bram_if_cntlr_1    |     1|
|21    |mb_design_dlmb_v10_1              |     1|
|22    |mb_design_fit_timer_0_0           |     1|
|23    |mb_design_ilmb_bram_if_cntlr_1    |     1|
|24    |mb_design_ilmb_v10_1              |     1|
|25    |mb_design_lmb_bram_1              |     1|
|26    |mb_design_mdm_1_0                 |     1|
|27    |mb_design_microblaze_0_1          |     1|
|28    |mb_design_microblaze_0_axi_intc_0 |     1|
|29    |mb_design_rst_clk_wiz_1_100M_0    |     1|
|30    |mb_design_xbar_0                  |     1|
|31    |IBUF                              |    24|
|32    |IOBUF                             |    48|
|33    |OBUF                              |    31|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  4698|
|2     |  mb_design_i                 |mb_design                            |  4595|
|3     |    microblaze_0_axi_periph   |mb_design_microblaze_0_axi_periph_0  |  3043|
|4     |      m00_couplers            |m00_couplers_imp_7XQVZK              |   153|
|5     |      m01_couplers            |m01_couplers_imp_1KGGRVS             |   153|
|6     |      m02_couplers            |m02_couplers_imp_SWOCXT              |   153|
|7     |      m03_couplers            |m03_couplers_imp_1H7VOBD             |   153|
|8     |      m04_couplers            |m04_couplers_imp_1W8QG7M             |   153|
|9     |      m05_couplers            |m05_couplers_imp_9GBDFU              |   153|
|10    |      m06_couplers            |m06_couplers_imp_ZVBXPF              |   153|
|11    |      m08_couplers            |m08_couplers_imp_5W1MNP              |   153|
|12    |      s00_couplers            |s00_couplers_imp_10TEBL8             |   205|
|13    |    microblaze_0_xlconcat     |mb_design_microblaze_0_xlconcat_0    |     0|
|14    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_UIMIJC |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1150.551 ; gain = 322.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1150.551 ; gain = 404.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1150.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1176.359 ; gain = 739.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1176.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/mb_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_wrapper_utilization_synth.rpt -pb mb_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 23:18:01 2020...
