Running: /opt/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/yengomez/registro1/test_registro_D_isim_beh.exe -prj /home/yengomez/registro1/test_registro_D_beh.prj work.test_registro_D 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/yengomez/registro1/registro_D.vhd" into library work
Parsing VHDL file "/home/yengomez/registro1/test_registro_D.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 36924 KB
Fuse CPU Usage: 1340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_registro_d of entity registro_D [registro_d_default]
Compiling architecture behavior of entity test_registro_d
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/yengomez/registro1/test_registro_D_isim_beh.exe
Fuse Memory Usage: 80344 KB
Fuse CPU Usage: 1350 ms
GCC CPU Usage: 560 ms
