<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Sam/Documents/GitHub/HLSCore/processors/simple/testing/tb_top_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="tb_top" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="16" />
   <wvobject fp_name="/tb_top/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/ap_rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ap_rst</obj_property>
      <obj_property name="ObjectShortName">ap_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_q0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_q0[31:0]</obj_property>
      <obj_property name="ObjectShortName">instrmem_q0[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_address0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_address0[5:0]</obj_property>
      <obj_property name="ObjectShortName">instrmem_address0[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_ce0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_ce0</obj_property>
      <obj_property name="ObjectShortName">instrmem_ce0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_we0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_we0</obj_property>
      <obj_property name="ObjectShortName">instrmem_we0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_we_sig" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_we_sig[0:0]</obj_property>
      <obj_property name="ObjectShortName">instrmem_we_sig[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/instrmem_d0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instrmem_d0[31:0]</obj_property>
      <obj_property name="ObjectShortName">instrmem_d0[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_address0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_address0[5:0]</obj_property>
      <obj_property name="ObjectShortName">datamem_address0[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_ce0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_ce0</obj_property>
      <obj_property name="ObjectShortName">datamem_ce0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_we0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_we0</obj_property>
      <obj_property name="ObjectShortName">datamem_we0</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_we_sig" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_we_sig[0:0]</obj_property>
      <obj_property name="ObjectShortName">datamem_we_sig[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_q0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_q0[31:0]</obj_property>
      <obj_property name="ObjectShortName">datamem_q0[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/datamem_d0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">datamem_d0[31:0]</obj_property>
      <obj_property name="ObjectShortName">datamem_d0[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_top/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="divider16" type="divider">
      <obj_property name="label">New Divider</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
</wave_config>
