
----------------------------------------
|  P a r t i t i o n    S u c c e e d  |
----------------------------------------
0 Group(s)

----------------- B l o c k 0 ------------------
PLApt(4/56), Fanin(4/38), Clk(0/3), Bct(0/4), Pin(5/5), Mcell(5/16)
PLApts[4/50] () () () () () () () () () () () () () () () () 1 () () () () () () () () () () () () () () () 
             () () () () () () () () () () () 2 () () 3 () () 4
Fanins[ 4] FPGA_D<0>.p FPGA_D<1>.p FPGA_D<2>.p FPGA_D<3>.p
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 5] [FPGA_cclk(106),FPGA_cclk(97)] [LEDs<1>(103),LEDs<1>(99)] [LEDs<2>(112),LEDs<2>(96)]  
           [LEDs<3>(113),LEDs<3>(95)] [LEDs<4>(114),LEDs<4>(94)] 
Signal[ 5] [ 0:  ][ 1:  ][ 2: LEDs<1>(103) LEDs<1>(99)  ][ 3:  ][ 4:  ][ 5: FPGA_cclk(106) FPGA_cclk(97)  ] 
           [ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: LEDs<2>(112) LEDs<2>(96)  ][ 12: LEDs<3>(113)  
           LEDs<3>(95)  ][ 13: LEDs<4>(114) LEDs<4>(94)  ][ 14:  ][ 15:  ]
----------------- B l o c k 1 ------------------
PLApt(4/56), Fanin(4/38), Clk(0/3), Bct(0/4), Pin(4/6), Mcell(4/16)
PLApts[4/44] () () () () () () () () () () 5 () () () () () 6 () () () () () 7 () () () () () () () () () () 
             () () () () () () () () () () 8
Fanins[ 4] FPGA_D<4>.p FPGA_D<5>.p FPGA_D<6>.p FPGA_D<7>.p
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 4] [LEDs<5>(117),LEDs<5>(1)] [LEDs<6>(119),LEDs<6>(2)] [LEDs<7>(121),LEDs<7>(3)]  
           [LEDs<8>(128),LEDs<8>(4)] 
Signal[ 4] [ 0: LEDs<5>(117) LEDs<5>(1)  ][ 1:  ][ 2: LEDs<6>(119) LEDs<6>(2)  ][ 3:  ][ 4: LEDs<7>(121)  
           LEDs<7>(3)  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: LEDs<8>(128) LEDs<8>(4)  ][ 12:  ] 
           [ 13: (6)  ][ 14: (7)  ][ 15:  ]
----------------- B l o c k 2 ------------------
----------------- B l o c k 3 ------------------
----------------- B l o c k 4 ------------------
----------------- B l o c k 5 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(1/5), Mcell(1/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 1] [Variant<0>(196),Variant<0>(30)] 
Signal[ 1] [ 0:  ][ 1: (24)  ][ 2:  ][ 3: (27)  ][ 4:  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11:  
           (28)  ][ 12:  ][ 13: (29)  ][ 14:  ][ 15: Variant<0>(196) Variant<0>(30)  ]
----------------- B l o c k 6 ------------------
----------------- B l o c k 7 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(4/6), Mcell(3/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 4] [Mode<0>(226),Mode<0>(36)] [Variant<1>(223),Variant<1>(33)] [Variant<2>(224),Variant<2>(34)]  
           [FPGA_D<0>(35)] 
Signal[ 4] [ 0:  ][ 1:  ][ 2:  ][ 3:  ][ 4:  ][ 5: (32)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10: Variant<1>(223)  
           Variant<1>(33)  ][ 11: Variant<2>(224) Variant<2>(34)  ][ 12: FPGA_D<0>(35)  ][ 13: Mode<0>(226)  
           Mode<0>(36)  ][ 14: (37)  ][ 15:  ]
----------------- B l o c k 8 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(3/5), Mcell(0/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 3] [FPGA_D<4>(78)] [FPGA_D<5>(79)] [FPGA_D<6>(81)] 
Signal[ 3] [ 0: FPGA_D<4>(78)  ][ 1: FPGA_D<5>(79)  ][ 2:  ][ 3: (80)  ][ 4:  ][ 5: FPGA_D<6>(81)  ][ 6:  ] 
           [ 7:  ][ 8:  ][ 9:  ][ 10:  ][ 11: (82)  ][ 12:  ][ 13:  ][ 14:  ][ 15:  ]
----------------- B l o c k 9 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(2/7), Mcell(1/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 2] [mclk_ce(256),mclk_ce(70)] [FPGA_D<3>(77)] 
Signal[ 2] [ 0: FPGA_D<3>(77)  ][ 1: (76)  ][ 2: (74)  ][ 3: (73)  ][ 4: (72)  ][ 5: (71)  ][ 6:  ][ 7:  ] 
           [ 8:  ][ 9:  ][ 10:  ][ 11: mclk_ce(256) mclk_ce(70)  ][ 12:  ][ 13:  ][ 14:  ][ 15:  ]
----------------- B l o c k 10 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(1/4), Mcell(0/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 1] [FPGA_D<7>(89)] 
Signal[ 1] [ 0:  ][ 1:  ][ 2:  ][ 3:  ][ 4:  ][ 5:  ][ 6:  ][ 7:  ][ 8:  ][ 9:  ][ 10: (85)  ][ 11: (86)  ] 
           [ 12: (87)  ][ 13: FPGA_D<7>(89)  ][ 14:  ][ 15:  ]
----------------- B l o c k 11 ------------------
----------------- B l o c k 12 ------------------
----------------- B l o c k 13 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(1/5), Mcell(1/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 1] [FPGA_MOSI(311),FPGA_MOSI(50)] 
Signal[ 1] [ 0: (52)  ][ 1:  ][ 2: FPGA_MOSI(311) FPGA_MOSI(50)  ][ 3:  ][ 4: (49)  ][ 5:  ][ 6:  ][ 7:  ] 
           [ 8:  ][ 9:  ][ 10:  ][ 11:  ][ 12:  ][ 13: (46)  ][ 14: (44)  ][ 15:  ]
----------------- B l o c k 14 ------------------
----------------- B l o c k 15 ------------------
PLApt(0/56), Fanin(0/38), Clk(0/3), Bct(0/4), Pin(4/5), Mcell(2/16)
PLApts[0/0]
Fanins[ 0]
clk[0] 
CTC: 
CTR: 
CTS: 
CTE: 
vref: [0]
Signal[ 4] [Mode<1>(353),Mode<1>(39)] [Mode<2>(346),Mode<2>(42)] [FPGA_D<1>(40)] [FPGA_D<2>(41)] 
Signal[ 4] [ 0:  ][ 1:  ][ 2:  ][ 3:  ][ 4: (43)  ][ 5: Mode<2>(346) Mode<2>(42)  ][ 6:  ][ 7:  ][ 8:  ][ 9:  
            ][ 10: FPGA_D<2>(41)  ][ 11: FPGA_D<1>(40)  ][ 12: Mode<1>(353) Mode<1>(39)  ][ 13:  ][ 14:  ] 
           [ 15:  ]
