// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_84 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_384_p2;
reg   [0:0] icmp_ln86_reg_1372;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_420_fu_390_p2;
reg   [0:0] icmp_ln86_420_reg_1383;
wire   [0:0] icmp_ln86_421_fu_396_p2;
reg   [0:0] icmp_ln86_421_reg_1388;
reg   [0:0] icmp_ln86_421_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_421_reg_1388_pp0_iter2_reg;
wire   [0:0] icmp_ln86_422_fu_402_p2;
reg   [0:0] icmp_ln86_422_reg_1394;
wire   [0:0] icmp_ln86_423_fu_408_p2;
reg   [0:0] icmp_ln86_423_reg_1400;
reg   [0:0] icmp_ln86_423_reg_1400_pp0_iter1_reg;
wire   [0:0] icmp_ln86_424_fu_414_p2;
reg   [0:0] icmp_ln86_424_reg_1406;
reg   [0:0] icmp_ln86_424_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_424_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_424_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_425_fu_420_p2;
reg   [0:0] icmp_ln86_425_reg_1412;
reg   [0:0] icmp_ln86_425_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_425_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_425_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_426_fu_426_p2;
reg   [0:0] icmp_ln86_426_reg_1418;
wire   [0:0] icmp_ln86_427_fu_432_p2;
reg   [0:0] icmp_ln86_427_reg_1424;
reg   [0:0] icmp_ln86_427_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_428_fu_438_p2;
reg   [0:0] icmp_ln86_428_reg_1430;
reg   [0:0] icmp_ln86_428_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_428_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_429_fu_444_p2;
reg   [0:0] icmp_ln86_429_reg_1436;
reg   [0:0] icmp_ln86_429_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_429_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_429_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_430_fu_450_p2;
reg   [0:0] icmp_ln86_430_reg_1442;
reg   [0:0] icmp_ln86_430_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_430_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_430_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_431_fu_456_p2;
reg   [0:0] icmp_ln86_431_reg_1448;
reg   [0:0] icmp_ln86_431_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_431_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_431_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_431_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_432_fu_462_p2;
reg   [0:0] icmp_ln86_432_reg_1454;
reg   [0:0] icmp_ln86_432_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_432_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_432_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_432_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_432_reg_1454_pp0_iter5_reg;
wire   [0:0] icmp_ln86_433_fu_468_p2;
reg   [0:0] icmp_ln86_433_reg_1460;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter5_reg;
reg   [0:0] icmp_ln86_433_reg_1460_pp0_iter6_reg;
wire   [0:0] icmp_ln86_434_fu_474_p2;
reg   [0:0] icmp_ln86_434_reg_1466;
reg   [0:0] icmp_ln86_434_reg_1466_pp0_iter1_reg;
wire   [0:0] icmp_ln86_435_fu_480_p2;
reg   [0:0] icmp_ln86_435_reg_1471;
wire   [0:0] icmp_ln86_436_fu_486_p2;
reg   [0:0] icmp_ln86_436_reg_1476;
reg   [0:0] icmp_ln86_436_reg_1476_pp0_iter1_reg;
wire   [0:0] icmp_ln86_437_fu_492_p2;
reg   [0:0] icmp_ln86_437_reg_1481;
reg   [0:0] icmp_ln86_437_reg_1481_pp0_iter1_reg;
wire   [0:0] icmp_ln86_438_fu_498_p2;
reg   [0:0] icmp_ln86_438_reg_1486;
reg   [0:0] icmp_ln86_438_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_438_reg_1486_pp0_iter2_reg;
wire   [0:0] icmp_ln86_439_fu_504_p2;
reg   [0:0] icmp_ln86_439_reg_1491;
reg   [0:0] icmp_ln86_439_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_439_reg_1491_pp0_iter2_reg;
wire   [0:0] icmp_ln86_440_fu_510_p2;
reg   [0:0] icmp_ln86_440_reg_1496;
reg   [0:0] icmp_ln86_440_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_440_reg_1496_pp0_iter2_reg;
wire   [0:0] icmp_ln86_441_fu_516_p2;
reg   [0:0] icmp_ln86_441_reg_1501;
reg   [0:0] icmp_ln86_441_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_441_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_441_reg_1501_pp0_iter3_reg;
wire   [0:0] icmp_ln86_442_fu_522_p2;
reg   [0:0] icmp_ln86_442_reg_1506;
reg   [0:0] icmp_ln86_442_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_442_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_442_reg_1506_pp0_iter3_reg;
wire   [0:0] icmp_ln86_443_fu_528_p2;
reg   [0:0] icmp_ln86_443_reg_1511;
reg   [0:0] icmp_ln86_443_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_443_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_443_reg_1511_pp0_iter3_reg;
wire   [0:0] icmp_ln86_444_fu_534_p2;
reg   [0:0] icmp_ln86_444_reg_1516;
reg   [0:0] icmp_ln86_444_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_444_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_444_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_444_reg_1516_pp0_iter4_reg;
wire   [0:0] icmp_ln86_445_fu_540_p2;
reg   [0:0] icmp_ln86_445_reg_1521;
reg   [0:0] icmp_ln86_445_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_445_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_445_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_445_reg_1521_pp0_iter4_reg;
wire   [0:0] icmp_ln86_446_fu_546_p2;
reg   [0:0] icmp_ln86_446_reg_1526;
reg   [0:0] icmp_ln86_446_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_446_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_446_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln86_446_reg_1526_pp0_iter4_reg;
wire   [0:0] icmp_ln86_447_fu_552_p2;
reg   [0:0] icmp_ln86_447_reg_1531;
reg   [0:0] icmp_ln86_447_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_447_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_447_reg_1531_pp0_iter3_reg;
reg   [0:0] icmp_ln86_447_reg_1531_pp0_iter4_reg;
reg   [0:0] icmp_ln86_447_reg_1531_pp0_iter5_reg;
wire   [0:0] icmp_ln86_448_fu_558_p2;
reg   [0:0] icmp_ln86_448_reg_1536;
reg   [0:0] icmp_ln86_448_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_448_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_448_reg_1536_pp0_iter3_reg;
reg   [0:0] icmp_ln86_448_reg_1536_pp0_iter4_reg;
reg   [0:0] icmp_ln86_448_reg_1536_pp0_iter5_reg;
wire   [0:0] icmp_ln86_449_fu_564_p2;
reg   [0:0] icmp_ln86_449_reg_1541;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter3_reg;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter4_reg;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter5_reg;
reg   [0:0] icmp_ln86_449_reg_1541_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_570_p2;
reg   [0:0] and_ln102_reg_1546;
reg   [0:0] and_ln102_reg_1546_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1546_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_581_p2;
reg   [0:0] and_ln104_reg_1556;
wire   [0:0] and_ln102_517_fu_586_p2;
reg   [0:0] and_ln102_517_reg_1562;
wire   [0:0] and_ln104_75_fu_595_p2;
reg   [0:0] and_ln104_75_reg_1569;
wire   [0:0] and_ln102_521_fu_600_p2;
reg   [0:0] and_ln102_521_reg_1574;
wire   [0:0] and_ln102_522_fu_610_p2;
reg   [0:0] and_ln102_522_reg_1580;
wire   [0:0] or_ln117_fu_626_p2;
reg   [0:0] or_ln117_reg_1586;
wire   [0:0] xor_ln104_fu_632_p2;
reg   [0:0] xor_ln104_reg_1591;
wire   [0:0] and_ln102_518_fu_637_p2;
reg   [0:0] and_ln102_518_reg_1597;
wire   [0:0] and_ln104_76_fu_646_p2;
reg   [0:0] and_ln104_76_reg_1603;
reg   [0:0] and_ln104_76_reg_1603_pp0_iter3_reg;
wire   [0:0] and_ln102_523_fu_656_p2;
reg   [0:0] and_ln102_523_reg_1609;
wire   [3:0] select_ln117_413_fu_757_p3;
reg   [3:0] select_ln117_413_reg_1614;
wire   [0:0] or_ln117_372_fu_764_p2;
reg   [0:0] or_ln117_372_reg_1619;
wire   [0:0] and_ln102_516_fu_769_p2;
reg   [0:0] and_ln102_516_reg_1625;
wire   [0:0] and_ln104_74_fu_778_p2;
reg   [0:0] and_ln104_74_reg_1631;
wire   [0:0] and_ln102_519_fu_783_p2;
reg   [0:0] and_ln102_519_reg_1637;
wire   [0:0] and_ln102_525_fu_797_p2;
reg   [0:0] and_ln102_525_reg_1643;
wire   [0:0] or_ln117_376_fu_871_p2;
reg   [0:0] or_ln117_376_reg_1649;
wire   [3:0] select_ln117_419_fu_885_p3;
reg   [3:0] select_ln117_419_reg_1654;
wire   [0:0] and_ln104_77_fu_898_p2;
reg   [0:0] and_ln104_77_reg_1659;
wire   [0:0] and_ln102_520_fu_903_p2;
reg   [0:0] and_ln102_520_reg_1664;
reg   [0:0] and_ln102_520_reg_1664_pp0_iter5_reg;
wire   [0:0] and_ln104_78_fu_912_p2;
reg   [0:0] and_ln104_78_reg_1671;
reg   [0:0] and_ln104_78_reg_1671_pp0_iter5_reg;
reg   [0:0] and_ln104_78_reg_1671_pp0_iter6_reg;
wire   [0:0] and_ln102_526_fu_927_p2;
reg   [0:0] and_ln102_526_reg_1677;
wire   [0:0] or_ln117_381_fu_1010_p2;
reg   [0:0] or_ln117_381_reg_1682;
wire   [4:0] select_ln117_425_fu_1022_p3;
reg   [4:0] select_ln117_425_reg_1687;
wire   [0:0] or_ln117_383_fu_1030_p2;
reg   [0:0] or_ln117_383_reg_1692;
wire   [0:0] or_ln117_385_fu_1036_p2;
reg   [0:0] or_ln117_385_reg_1698;
reg   [0:0] or_ln117_385_reg_1698_pp0_iter5_reg;
wire   [0:0] or_ln117_387_fu_1112_p2;
reg   [0:0] or_ln117_387_reg_1706;
wire   [4:0] select_ln117_431_fu_1125_p3;
reg   [4:0] select_ln117_431_reg_1711;
wire   [0:0] or_ln117_391_fu_1187_p2;
reg   [0:0] or_ln117_391_reg_1716;
wire   [4:0] select_ln117_435_fu_1201_p3;
reg   [4:0] select_ln117_435_reg_1721;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_198_fu_576_p2;
wire   [0:0] xor_ln104_200_fu_590_p2;
wire   [0:0] xor_ln104_204_fu_605_p2;
wire   [0:0] and_ln102_530_fu_615_p2;
wire   [0:0] and_ln102_531_fu_620_p2;
wire   [0:0] xor_ln104_201_fu_641_p2;
wire   [0:0] xor_ln104_205_fu_651_p2;
wire   [0:0] and_ln102_533_fu_669_p2;
wire   [0:0] and_ln102_529_fu_661_p2;
wire   [0:0] xor_ln117_fu_679_p2;
wire   [1:0] zext_ln117_fu_685_p1;
wire   [1:0] select_ln117_fu_689_p3;
wire   [1:0] select_ln117_408_fu_696_p3;
wire   [0:0] and_ln102_532_fu_665_p2;
wire   [2:0] zext_ln117_46_fu_703_p1;
wire   [0:0] or_ln117_368_fu_707_p2;
wire   [2:0] select_ln117_409_fu_712_p3;
wire   [0:0] or_ln117_369_fu_719_p2;
wire   [0:0] and_ln102_534_fu_674_p2;
wire   [2:0] select_ln117_410_fu_723_p3;
wire   [0:0] or_ln117_370_fu_731_p2;
wire   [2:0] select_ln117_411_fu_737_p3;
wire   [2:0] select_ln117_412_fu_745_p3;
wire   [3:0] zext_ln117_47_fu_753_p1;
wire   [0:0] xor_ln104_199_fu_773_p2;
wire   [0:0] xor_ln104_206_fu_788_p2;
wire   [0:0] and_ln102_536_fu_806_p2;
wire   [0:0] and_ln102_524_fu_793_p2;
wire   [0:0] and_ln102_535_fu_802_p2;
wire   [0:0] or_ln117_371_fu_821_p2;
wire   [0:0] and_ln102_537_fu_811_p2;
wire   [3:0] select_ln117_414_fu_826_p3;
wire   [0:0] or_ln117_373_fu_833_p2;
wire   [3:0] select_ln117_415_fu_838_p3;
wire   [0:0] or_ln117_374_fu_845_p2;
wire   [0:0] and_ln102_538_fu_816_p2;
wire   [3:0] select_ln117_416_fu_849_p3;
wire   [0:0] or_ln117_375_fu_857_p2;
wire   [3:0] select_ln117_417_fu_863_p3;
wire   [3:0] select_ln117_418_fu_877_p3;
wire   [0:0] xor_ln104_202_fu_893_p2;
wire   [0:0] xor_ln104_203_fu_907_p2;
wire   [0:0] xor_ln104_207_fu_917_p2;
wire   [0:0] and_ln102_539_fu_932_p2;
wire   [0:0] xor_ln104_208_fu_922_p2;
wire   [0:0] and_ln102_542_fu_946_p2;
wire   [0:0] and_ln102_540_fu_937_p2;
wire   [0:0] or_ln117_377_fu_956_p2;
wire   [3:0] select_ln117_420_fu_961_p3;
wire   [0:0] and_ln102_541_fu_942_p2;
wire   [4:0] zext_ln117_48_fu_968_p1;
wire   [0:0] or_ln117_378_fu_972_p2;
wire   [4:0] select_ln117_421_fu_977_p3;
wire   [0:0] or_ln117_379_fu_984_p2;
wire   [0:0] and_ln102_543_fu_951_p2;
wire   [4:0] select_ln117_422_fu_988_p3;
wire   [0:0] or_ln117_380_fu_996_p2;
wire   [4:0] select_ln117_423_fu_1002_p3;
wire   [4:0] select_ln117_424_fu_1014_p3;
wire   [0:0] xor_ln104_209_fu_1040_p2;
wire   [0:0] and_ln102_545_fu_1053_p2;
wire   [0:0] and_ln102_527_fu_1045_p2;
wire   [0:0] and_ln102_544_fu_1049_p2;
wire   [0:0] or_ln117_382_fu_1068_p2;
wire   [0:0] and_ln102_546_fu_1058_p2;
wire   [4:0] select_ln117_426_fu_1073_p3;
wire   [0:0] or_ln117_384_fu_1080_p2;
wire   [4:0] select_ln117_427_fu_1085_p3;
wire   [0:0] and_ln102_547_fu_1063_p2;
wire   [4:0] select_ln117_428_fu_1092_p3;
wire   [0:0] or_ln117_386_fu_1100_p2;
wire   [4:0] select_ln117_429_fu_1105_p3;
wire   [4:0] select_ln117_430_fu_1117_p3;
wire   [0:0] xor_ln104_210_fu_1133_p2;
wire   [0:0] and_ln102_548_fu_1142_p2;
wire   [0:0] and_ln102_528_fu_1138_p2;
wire   [0:0] and_ln102_549_fu_1147_p2;
wire   [0:0] or_ln117_388_fu_1157_p2;
wire   [0:0] or_ln117_389_fu_1162_p2;
wire   [0:0] and_ln102_550_fu_1152_p2;
wire   [4:0] select_ln117_432_fu_1166_p3;
wire   [0:0] or_ln117_390_fu_1173_p2;
wire   [4:0] select_ln117_433_fu_1179_p3;
wire   [4:0] select_ln117_434_fu_1193_p3;
wire   [0:0] xor_ln104_211_fu_1209_p2;
wire   [0:0] and_ln102_551_fu_1214_p2;
wire   [0:0] and_ln102_552_fu_1219_p2;
wire   [0:0] or_ln117_392_fu_1224_p2;
wire   [11:0] agg_result_fu_1236_p65;
wire   [4:0] agg_result_fu_1236_p66;
wire   [11:0] agg_result_fu_1236_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1236_p1;
wire   [4:0] agg_result_fu_1236_p3;
wire   [4:0] agg_result_fu_1236_p5;
wire   [4:0] agg_result_fu_1236_p7;
wire   [4:0] agg_result_fu_1236_p9;
wire   [4:0] agg_result_fu_1236_p11;
wire   [4:0] agg_result_fu_1236_p13;
wire   [4:0] agg_result_fu_1236_p15;
wire   [4:0] agg_result_fu_1236_p17;
wire   [4:0] agg_result_fu_1236_p19;
wire   [4:0] agg_result_fu_1236_p21;
wire   [4:0] agg_result_fu_1236_p23;
wire   [4:0] agg_result_fu_1236_p25;
wire   [4:0] agg_result_fu_1236_p27;
wire   [4:0] agg_result_fu_1236_p29;
wire   [4:0] agg_result_fu_1236_p31;
wire  signed [4:0] agg_result_fu_1236_p33;
wire  signed [4:0] agg_result_fu_1236_p35;
wire  signed [4:0] agg_result_fu_1236_p37;
wire  signed [4:0] agg_result_fu_1236_p39;
wire  signed [4:0] agg_result_fu_1236_p41;
wire  signed [4:0] agg_result_fu_1236_p43;
wire  signed [4:0] agg_result_fu_1236_p45;
wire  signed [4:0] agg_result_fu_1236_p47;
wire  signed [4:0] agg_result_fu_1236_p49;
wire  signed [4:0] agg_result_fu_1236_p51;
wire  signed [4:0] agg_result_fu_1236_p53;
wire  signed [4:0] agg_result_fu_1236_p55;
wire  signed [4:0] agg_result_fu_1236_p57;
wire  signed [4:0] agg_result_fu_1236_p59;
wire  signed [4:0] agg_result_fu_1236_p61;
wire  signed [4:0] agg_result_fu_1236_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x8 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x8_U587(
    .din0(12'd3621),
    .din1(12'd401),
    .din2(12'd54),
    .din3(12'd3985),
    .din4(12'd32),
    .din5(12'd3620),
    .din6(12'd3922),
    .din7(12'd3713),
    .din8(12'd3975),
    .din9(12'd116),
    .din10(12'd241),
    .din11(12'd4094),
    .din12(12'd4027),
    .din13(12'd280),
    .din14(12'd3971),
    .din15(12'd3697),
    .din16(12'd3748),
    .din17(12'd1788),
    .din18(12'd3824),
    .din19(12'd539),
    .din20(12'd589),
    .din21(12'd3683),
    .din22(12'd3601),
    .din23(12'd4024),
    .din24(12'd3591),
    .din25(12'd486),
    .din26(12'd514),
    .din27(12'd3591),
    .din28(12'd3871),
    .din29(12'd581),
    .din30(12'd4095),
    .din31(12'd3703),
    .def(agg_result_fu_1236_p65),
    .sel(agg_result_fu_1236_p66),
    .dout(agg_result_fu_1236_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_516_reg_1625 <= and_ln102_516_fu_769_p2;
        and_ln102_517_reg_1562 <= and_ln102_517_fu_586_p2;
        and_ln102_518_reg_1597 <= and_ln102_518_fu_637_p2;
        and_ln102_519_reg_1637 <= and_ln102_519_fu_783_p2;
        and_ln102_520_reg_1664 <= and_ln102_520_fu_903_p2;
        and_ln102_520_reg_1664_pp0_iter5_reg <= and_ln102_520_reg_1664;
        and_ln102_521_reg_1574 <= and_ln102_521_fu_600_p2;
        and_ln102_522_reg_1580 <= and_ln102_522_fu_610_p2;
        and_ln102_523_reg_1609 <= and_ln102_523_fu_656_p2;
        and_ln102_525_reg_1643 <= and_ln102_525_fu_797_p2;
        and_ln102_526_reg_1677 <= and_ln102_526_fu_927_p2;
        and_ln102_reg_1546 <= and_ln102_fu_570_p2;
        and_ln102_reg_1546_pp0_iter1_reg <= and_ln102_reg_1546;
        and_ln102_reg_1546_pp0_iter2_reg <= and_ln102_reg_1546_pp0_iter1_reg;
        and_ln104_74_reg_1631 <= and_ln104_74_fu_778_p2;
        and_ln104_75_reg_1569 <= and_ln104_75_fu_595_p2;
        and_ln104_76_reg_1603 <= and_ln104_76_fu_646_p2;
        and_ln104_76_reg_1603_pp0_iter3_reg <= and_ln104_76_reg_1603;
        and_ln104_77_reg_1659 <= and_ln104_77_fu_898_p2;
        and_ln104_78_reg_1671 <= and_ln104_78_fu_912_p2;
        and_ln104_78_reg_1671_pp0_iter5_reg <= and_ln104_78_reg_1671;
        and_ln104_78_reg_1671_pp0_iter6_reg <= and_ln104_78_reg_1671_pp0_iter5_reg;
        and_ln104_reg_1556 <= and_ln104_fu_581_p2;
        icmp_ln86_420_reg_1383 <= icmp_ln86_420_fu_390_p2;
        icmp_ln86_421_reg_1388 <= icmp_ln86_421_fu_396_p2;
        icmp_ln86_421_reg_1388_pp0_iter1_reg <= icmp_ln86_421_reg_1388;
        icmp_ln86_421_reg_1388_pp0_iter2_reg <= icmp_ln86_421_reg_1388_pp0_iter1_reg;
        icmp_ln86_422_reg_1394 <= icmp_ln86_422_fu_402_p2;
        icmp_ln86_423_reg_1400 <= icmp_ln86_423_fu_408_p2;
        icmp_ln86_423_reg_1400_pp0_iter1_reg <= icmp_ln86_423_reg_1400;
        icmp_ln86_424_reg_1406 <= icmp_ln86_424_fu_414_p2;
        icmp_ln86_424_reg_1406_pp0_iter1_reg <= icmp_ln86_424_reg_1406;
        icmp_ln86_424_reg_1406_pp0_iter2_reg <= icmp_ln86_424_reg_1406_pp0_iter1_reg;
        icmp_ln86_424_reg_1406_pp0_iter3_reg <= icmp_ln86_424_reg_1406_pp0_iter2_reg;
        icmp_ln86_425_reg_1412 <= icmp_ln86_425_fu_420_p2;
        icmp_ln86_425_reg_1412_pp0_iter1_reg <= icmp_ln86_425_reg_1412;
        icmp_ln86_425_reg_1412_pp0_iter2_reg <= icmp_ln86_425_reg_1412_pp0_iter1_reg;
        icmp_ln86_425_reg_1412_pp0_iter3_reg <= icmp_ln86_425_reg_1412_pp0_iter2_reg;
        icmp_ln86_426_reg_1418 <= icmp_ln86_426_fu_426_p2;
        icmp_ln86_427_reg_1424 <= icmp_ln86_427_fu_432_p2;
        icmp_ln86_427_reg_1424_pp0_iter1_reg <= icmp_ln86_427_reg_1424;
        icmp_ln86_428_reg_1430 <= icmp_ln86_428_fu_438_p2;
        icmp_ln86_428_reg_1430_pp0_iter1_reg <= icmp_ln86_428_reg_1430;
        icmp_ln86_428_reg_1430_pp0_iter2_reg <= icmp_ln86_428_reg_1430_pp0_iter1_reg;
        icmp_ln86_429_reg_1436 <= icmp_ln86_429_fu_444_p2;
        icmp_ln86_429_reg_1436_pp0_iter1_reg <= icmp_ln86_429_reg_1436;
        icmp_ln86_429_reg_1436_pp0_iter2_reg <= icmp_ln86_429_reg_1436_pp0_iter1_reg;
        icmp_ln86_429_reg_1436_pp0_iter3_reg <= icmp_ln86_429_reg_1436_pp0_iter2_reg;
        icmp_ln86_430_reg_1442 <= icmp_ln86_430_fu_450_p2;
        icmp_ln86_430_reg_1442_pp0_iter1_reg <= icmp_ln86_430_reg_1442;
        icmp_ln86_430_reg_1442_pp0_iter2_reg <= icmp_ln86_430_reg_1442_pp0_iter1_reg;
        icmp_ln86_430_reg_1442_pp0_iter3_reg <= icmp_ln86_430_reg_1442_pp0_iter2_reg;
        icmp_ln86_431_reg_1448 <= icmp_ln86_431_fu_456_p2;
        icmp_ln86_431_reg_1448_pp0_iter1_reg <= icmp_ln86_431_reg_1448;
        icmp_ln86_431_reg_1448_pp0_iter2_reg <= icmp_ln86_431_reg_1448_pp0_iter1_reg;
        icmp_ln86_431_reg_1448_pp0_iter3_reg <= icmp_ln86_431_reg_1448_pp0_iter2_reg;
        icmp_ln86_431_reg_1448_pp0_iter4_reg <= icmp_ln86_431_reg_1448_pp0_iter3_reg;
        icmp_ln86_432_reg_1454 <= icmp_ln86_432_fu_462_p2;
        icmp_ln86_432_reg_1454_pp0_iter1_reg <= icmp_ln86_432_reg_1454;
        icmp_ln86_432_reg_1454_pp0_iter2_reg <= icmp_ln86_432_reg_1454_pp0_iter1_reg;
        icmp_ln86_432_reg_1454_pp0_iter3_reg <= icmp_ln86_432_reg_1454_pp0_iter2_reg;
        icmp_ln86_432_reg_1454_pp0_iter4_reg <= icmp_ln86_432_reg_1454_pp0_iter3_reg;
        icmp_ln86_432_reg_1454_pp0_iter5_reg <= icmp_ln86_432_reg_1454_pp0_iter4_reg;
        icmp_ln86_433_reg_1460 <= icmp_ln86_433_fu_468_p2;
        icmp_ln86_433_reg_1460_pp0_iter1_reg <= icmp_ln86_433_reg_1460;
        icmp_ln86_433_reg_1460_pp0_iter2_reg <= icmp_ln86_433_reg_1460_pp0_iter1_reg;
        icmp_ln86_433_reg_1460_pp0_iter3_reg <= icmp_ln86_433_reg_1460_pp0_iter2_reg;
        icmp_ln86_433_reg_1460_pp0_iter4_reg <= icmp_ln86_433_reg_1460_pp0_iter3_reg;
        icmp_ln86_433_reg_1460_pp0_iter5_reg <= icmp_ln86_433_reg_1460_pp0_iter4_reg;
        icmp_ln86_433_reg_1460_pp0_iter6_reg <= icmp_ln86_433_reg_1460_pp0_iter5_reg;
        icmp_ln86_434_reg_1466 <= icmp_ln86_434_fu_474_p2;
        icmp_ln86_434_reg_1466_pp0_iter1_reg <= icmp_ln86_434_reg_1466;
        icmp_ln86_435_reg_1471 <= icmp_ln86_435_fu_480_p2;
        icmp_ln86_436_reg_1476 <= icmp_ln86_436_fu_486_p2;
        icmp_ln86_436_reg_1476_pp0_iter1_reg <= icmp_ln86_436_reg_1476;
        icmp_ln86_437_reg_1481 <= icmp_ln86_437_fu_492_p2;
        icmp_ln86_437_reg_1481_pp0_iter1_reg <= icmp_ln86_437_reg_1481;
        icmp_ln86_438_reg_1486 <= icmp_ln86_438_fu_498_p2;
        icmp_ln86_438_reg_1486_pp0_iter1_reg <= icmp_ln86_438_reg_1486;
        icmp_ln86_438_reg_1486_pp0_iter2_reg <= icmp_ln86_438_reg_1486_pp0_iter1_reg;
        icmp_ln86_439_reg_1491 <= icmp_ln86_439_fu_504_p2;
        icmp_ln86_439_reg_1491_pp0_iter1_reg <= icmp_ln86_439_reg_1491;
        icmp_ln86_439_reg_1491_pp0_iter2_reg <= icmp_ln86_439_reg_1491_pp0_iter1_reg;
        icmp_ln86_440_reg_1496 <= icmp_ln86_440_fu_510_p2;
        icmp_ln86_440_reg_1496_pp0_iter1_reg <= icmp_ln86_440_reg_1496;
        icmp_ln86_440_reg_1496_pp0_iter2_reg <= icmp_ln86_440_reg_1496_pp0_iter1_reg;
        icmp_ln86_441_reg_1501 <= icmp_ln86_441_fu_516_p2;
        icmp_ln86_441_reg_1501_pp0_iter1_reg <= icmp_ln86_441_reg_1501;
        icmp_ln86_441_reg_1501_pp0_iter2_reg <= icmp_ln86_441_reg_1501_pp0_iter1_reg;
        icmp_ln86_441_reg_1501_pp0_iter3_reg <= icmp_ln86_441_reg_1501_pp0_iter2_reg;
        icmp_ln86_442_reg_1506 <= icmp_ln86_442_fu_522_p2;
        icmp_ln86_442_reg_1506_pp0_iter1_reg <= icmp_ln86_442_reg_1506;
        icmp_ln86_442_reg_1506_pp0_iter2_reg <= icmp_ln86_442_reg_1506_pp0_iter1_reg;
        icmp_ln86_442_reg_1506_pp0_iter3_reg <= icmp_ln86_442_reg_1506_pp0_iter2_reg;
        icmp_ln86_443_reg_1511 <= icmp_ln86_443_fu_528_p2;
        icmp_ln86_443_reg_1511_pp0_iter1_reg <= icmp_ln86_443_reg_1511;
        icmp_ln86_443_reg_1511_pp0_iter2_reg <= icmp_ln86_443_reg_1511_pp0_iter1_reg;
        icmp_ln86_443_reg_1511_pp0_iter3_reg <= icmp_ln86_443_reg_1511_pp0_iter2_reg;
        icmp_ln86_444_reg_1516 <= icmp_ln86_444_fu_534_p2;
        icmp_ln86_444_reg_1516_pp0_iter1_reg <= icmp_ln86_444_reg_1516;
        icmp_ln86_444_reg_1516_pp0_iter2_reg <= icmp_ln86_444_reg_1516_pp0_iter1_reg;
        icmp_ln86_444_reg_1516_pp0_iter3_reg <= icmp_ln86_444_reg_1516_pp0_iter2_reg;
        icmp_ln86_444_reg_1516_pp0_iter4_reg <= icmp_ln86_444_reg_1516_pp0_iter3_reg;
        icmp_ln86_445_reg_1521 <= icmp_ln86_445_fu_540_p2;
        icmp_ln86_445_reg_1521_pp0_iter1_reg <= icmp_ln86_445_reg_1521;
        icmp_ln86_445_reg_1521_pp0_iter2_reg <= icmp_ln86_445_reg_1521_pp0_iter1_reg;
        icmp_ln86_445_reg_1521_pp0_iter3_reg <= icmp_ln86_445_reg_1521_pp0_iter2_reg;
        icmp_ln86_445_reg_1521_pp0_iter4_reg <= icmp_ln86_445_reg_1521_pp0_iter3_reg;
        icmp_ln86_446_reg_1526 <= icmp_ln86_446_fu_546_p2;
        icmp_ln86_446_reg_1526_pp0_iter1_reg <= icmp_ln86_446_reg_1526;
        icmp_ln86_446_reg_1526_pp0_iter2_reg <= icmp_ln86_446_reg_1526_pp0_iter1_reg;
        icmp_ln86_446_reg_1526_pp0_iter3_reg <= icmp_ln86_446_reg_1526_pp0_iter2_reg;
        icmp_ln86_446_reg_1526_pp0_iter4_reg <= icmp_ln86_446_reg_1526_pp0_iter3_reg;
        icmp_ln86_447_reg_1531 <= icmp_ln86_447_fu_552_p2;
        icmp_ln86_447_reg_1531_pp0_iter1_reg <= icmp_ln86_447_reg_1531;
        icmp_ln86_447_reg_1531_pp0_iter2_reg <= icmp_ln86_447_reg_1531_pp0_iter1_reg;
        icmp_ln86_447_reg_1531_pp0_iter3_reg <= icmp_ln86_447_reg_1531_pp0_iter2_reg;
        icmp_ln86_447_reg_1531_pp0_iter4_reg <= icmp_ln86_447_reg_1531_pp0_iter3_reg;
        icmp_ln86_447_reg_1531_pp0_iter5_reg <= icmp_ln86_447_reg_1531_pp0_iter4_reg;
        icmp_ln86_448_reg_1536 <= icmp_ln86_448_fu_558_p2;
        icmp_ln86_448_reg_1536_pp0_iter1_reg <= icmp_ln86_448_reg_1536;
        icmp_ln86_448_reg_1536_pp0_iter2_reg <= icmp_ln86_448_reg_1536_pp0_iter1_reg;
        icmp_ln86_448_reg_1536_pp0_iter3_reg <= icmp_ln86_448_reg_1536_pp0_iter2_reg;
        icmp_ln86_448_reg_1536_pp0_iter4_reg <= icmp_ln86_448_reg_1536_pp0_iter3_reg;
        icmp_ln86_448_reg_1536_pp0_iter5_reg <= icmp_ln86_448_reg_1536_pp0_iter4_reg;
        icmp_ln86_449_reg_1541 <= icmp_ln86_449_fu_564_p2;
        icmp_ln86_449_reg_1541_pp0_iter1_reg <= icmp_ln86_449_reg_1541;
        icmp_ln86_449_reg_1541_pp0_iter2_reg <= icmp_ln86_449_reg_1541_pp0_iter1_reg;
        icmp_ln86_449_reg_1541_pp0_iter3_reg <= icmp_ln86_449_reg_1541_pp0_iter2_reg;
        icmp_ln86_449_reg_1541_pp0_iter4_reg <= icmp_ln86_449_reg_1541_pp0_iter3_reg;
        icmp_ln86_449_reg_1541_pp0_iter5_reg <= icmp_ln86_449_reg_1541_pp0_iter4_reg;
        icmp_ln86_449_reg_1541_pp0_iter6_reg <= icmp_ln86_449_reg_1541_pp0_iter5_reg;
        icmp_ln86_reg_1372 <= icmp_ln86_fu_384_p2;
        icmp_ln86_reg_1372_pp0_iter1_reg <= icmp_ln86_reg_1372;
        icmp_ln86_reg_1372_pp0_iter2_reg <= icmp_ln86_reg_1372_pp0_iter1_reg;
        icmp_ln86_reg_1372_pp0_iter3_reg <= icmp_ln86_reg_1372_pp0_iter2_reg;
        or_ln117_372_reg_1619 <= or_ln117_372_fu_764_p2;
        or_ln117_376_reg_1649 <= or_ln117_376_fu_871_p2;
        or_ln117_381_reg_1682 <= or_ln117_381_fu_1010_p2;
        or_ln117_383_reg_1692 <= or_ln117_383_fu_1030_p2;
        or_ln117_385_reg_1698 <= or_ln117_385_fu_1036_p2;
        or_ln117_385_reg_1698_pp0_iter5_reg <= or_ln117_385_reg_1698;
        or_ln117_387_reg_1706 <= or_ln117_387_fu_1112_p2;
        or_ln117_391_reg_1716 <= or_ln117_391_fu_1187_p2;
        or_ln117_reg_1586 <= or_ln117_fu_626_p2;
        select_ln117_413_reg_1614 <= select_ln117_413_fu_757_p3;
        select_ln117_419_reg_1654 <= select_ln117_419_fu_885_p3;
        select_ln117_425_reg_1687 <= select_ln117_425_fu_1022_p3;
        select_ln117_431_reg_1711 <= select_ln117_431_fu_1125_p3;
        select_ln117_435_reg_1721 <= select_ln117_435_fu_1201_p3;
        xor_ln104_reg_1591 <= xor_ln104_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1236_p65 = 'bx;

assign agg_result_fu_1236_p66 = ((or_ln117_392_fu_1224_p2[0:0] == 1'b1) ? select_ln117_435_reg_1721 : 5'd31);

assign and_ln102_516_fu_769_p2 = (xor_ln104_reg_1591 & icmp_ln86_421_reg_1388_pp0_iter2_reg);

assign and_ln102_517_fu_586_p2 = (icmp_ln86_422_reg_1394 & and_ln102_reg_1546);

assign and_ln102_518_fu_637_p2 = (icmp_ln86_423_reg_1400_pp0_iter1_reg & and_ln104_reg_1556);

assign and_ln102_519_fu_783_p2 = (icmp_ln86_424_reg_1406_pp0_iter2_reg & and_ln102_516_fu_769_p2);

assign and_ln102_520_fu_903_p2 = (icmp_ln86_425_reg_1412_pp0_iter3_reg & and_ln104_74_reg_1631);

assign and_ln102_521_fu_600_p2 = (icmp_ln86_426_reg_1418 & and_ln102_517_fu_586_p2);

assign and_ln102_522_fu_610_p2 = (icmp_ln86_427_reg_1424 & and_ln104_75_fu_595_p2);

assign and_ln102_523_fu_656_p2 = (icmp_ln86_428_reg_1430_pp0_iter1_reg & and_ln102_518_fu_637_p2);

assign and_ln102_524_fu_793_p2 = (icmp_ln86_429_reg_1436_pp0_iter2_reg & and_ln104_76_reg_1603);

assign and_ln102_525_fu_797_p2 = (icmp_ln86_430_reg_1442_pp0_iter2_reg & and_ln102_519_fu_783_p2);

assign and_ln102_526_fu_927_p2 = (icmp_ln86_431_reg_1448_pp0_iter3_reg & and_ln104_77_fu_898_p2);

assign and_ln102_527_fu_1045_p2 = (icmp_ln86_432_reg_1454_pp0_iter4_reg & and_ln102_520_reg_1664);

assign and_ln102_528_fu_1138_p2 = (icmp_ln86_433_reg_1460_pp0_iter5_reg & and_ln104_78_reg_1671_pp0_iter5_reg);

assign and_ln102_529_fu_661_p2 = (icmp_ln86_434_reg_1466_pp0_iter1_reg & and_ln102_521_reg_1574);

assign and_ln102_530_fu_615_p2 = (xor_ln104_204_fu_605_p2 & icmp_ln86_435_reg_1471);

assign and_ln102_531_fu_620_p2 = (and_ln102_530_fu_615_p2 & and_ln102_517_fu_586_p2);

assign and_ln102_532_fu_665_p2 = (icmp_ln86_436_reg_1476_pp0_iter1_reg & and_ln102_522_reg_1580);

assign and_ln102_533_fu_669_p2 = (xor_ln104_205_fu_651_p2 & icmp_ln86_437_reg_1481_pp0_iter1_reg);

assign and_ln102_534_fu_674_p2 = (and_ln104_75_reg_1569 & and_ln102_533_fu_669_p2);

assign and_ln102_535_fu_802_p2 = (icmp_ln86_438_reg_1486_pp0_iter2_reg & and_ln102_523_reg_1609);

assign and_ln102_536_fu_806_p2 = (xor_ln104_206_fu_788_p2 & icmp_ln86_439_reg_1491_pp0_iter2_reg);

assign and_ln102_537_fu_811_p2 = (and_ln102_536_fu_806_p2 & and_ln102_518_reg_1597);

assign and_ln102_538_fu_816_p2 = (icmp_ln86_440_reg_1496_pp0_iter2_reg & and_ln102_524_fu_793_p2);

assign and_ln102_539_fu_932_p2 = (xor_ln104_207_fu_917_p2 & icmp_ln86_441_reg_1501_pp0_iter3_reg);

assign and_ln102_540_fu_937_p2 = (and_ln104_76_reg_1603_pp0_iter3_reg & and_ln102_539_fu_932_p2);

assign and_ln102_541_fu_942_p2 = (icmp_ln86_442_reg_1506_pp0_iter3_reg & and_ln102_525_reg_1643);

assign and_ln102_542_fu_946_p2 = (xor_ln104_208_fu_922_p2 & icmp_ln86_443_reg_1511_pp0_iter3_reg);

assign and_ln102_543_fu_951_p2 = (and_ln102_542_fu_946_p2 & and_ln102_519_reg_1637);

assign and_ln102_544_fu_1049_p2 = (icmp_ln86_444_reg_1516_pp0_iter4_reg & and_ln102_526_reg_1677);

assign and_ln102_545_fu_1053_p2 = (xor_ln104_209_fu_1040_p2 & icmp_ln86_445_reg_1521_pp0_iter4_reg);

assign and_ln102_546_fu_1058_p2 = (and_ln104_77_reg_1659 & and_ln102_545_fu_1053_p2);

assign and_ln102_547_fu_1063_p2 = (icmp_ln86_446_reg_1526_pp0_iter4_reg & and_ln102_527_fu_1045_p2);

assign and_ln102_548_fu_1142_p2 = (xor_ln104_210_fu_1133_p2 & icmp_ln86_447_reg_1531_pp0_iter5_reg);

assign and_ln102_549_fu_1147_p2 = (and_ln102_548_fu_1142_p2 & and_ln102_520_reg_1664_pp0_iter5_reg);

assign and_ln102_550_fu_1152_p2 = (icmp_ln86_448_reg_1536_pp0_iter5_reg & and_ln102_528_fu_1138_p2);

assign and_ln102_551_fu_1214_p2 = (xor_ln104_211_fu_1209_p2 & icmp_ln86_449_reg_1541_pp0_iter6_reg);

assign and_ln102_552_fu_1219_p2 = (and_ln104_78_reg_1671_pp0_iter6_reg & and_ln102_551_fu_1214_p2);

assign and_ln102_fu_570_p2 = (icmp_ln86_fu_384_p2 & icmp_ln86_420_fu_390_p2);

assign and_ln104_74_fu_778_p2 = (xor_ln104_reg_1591 & xor_ln104_199_fu_773_p2);

assign and_ln104_75_fu_595_p2 = (xor_ln104_200_fu_590_p2 & and_ln102_reg_1546);

assign and_ln104_76_fu_646_p2 = (xor_ln104_201_fu_641_p2 & and_ln104_reg_1556);

assign and_ln104_77_fu_898_p2 = (xor_ln104_202_fu_893_p2 & and_ln102_516_reg_1625);

assign and_ln104_78_fu_912_p2 = (xor_ln104_203_fu_907_p2 & and_ln104_74_reg_1631);

assign and_ln104_fu_581_p2 = (xor_ln104_198_fu_576_p2 & icmp_ln86_reg_1372);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1236_p67;

assign icmp_ln86_420_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd233409)) ? 1'b1 : 1'b0);

assign icmp_ln86_421_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd4497)) ? 1'b1 : 1'b0);

assign icmp_ln86_422_fu_402_p2 = (($signed(p_read5_int_reg) < $signed(18'd910)) ? 1'b1 : 1'b0);

assign icmp_ln86_423_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd45145)) ? 1'b1 : 1'b0);

assign icmp_ln86_424_fu_414_p2 = (($signed(p_read11_int_reg) < $signed(18'd7808)) ? 1'b1 : 1'b0);

assign icmp_ln86_425_fu_420_p2 = (($signed(p_read13_int_reg) < $signed(18'd197)) ? 1'b1 : 1'b0);

assign icmp_ln86_426_fu_426_p2 = (($signed(p_read1_int_reg) < $signed(18'd101029)) ? 1'b1 : 1'b0);

assign icmp_ln86_427_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd189632)) ? 1'b1 : 1'b0);

assign icmp_ln86_428_fu_438_p2 = (($signed(p_read11_int_reg) < $signed(18'd5947)) ? 1'b1 : 1'b0);

assign icmp_ln86_429_fu_444_p2 = (($signed(p_read6_int_reg) < $signed(18'd455)) ? 1'b1 : 1'b0);

assign icmp_ln86_430_fu_450_p2 = (($signed(p_read3_int_reg) < $signed(18'd83851)) ? 1'b1 : 1'b0);

assign icmp_ln86_431_fu_456_p2 = (($signed(p_read14_int_reg) < $signed(18'd351)) ? 1'b1 : 1'b0);

assign icmp_ln86_432_fu_462_p2 = (($signed(p_read7_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_433_fu_468_p2 = (($signed(p_read14_int_reg) < $signed(18'd469)) ? 1'b1 : 1'b0);

assign icmp_ln86_434_fu_474_p2 = (($signed(p_read4_int_reg) < $signed(18'd3103)) ? 1'b1 : 1'b0);

assign icmp_ln86_435_fu_480_p2 = (($signed(p_read19_int_reg) < $signed(18'd32257)) ? 1'b1 : 1'b0);

assign icmp_ln86_436_fu_486_p2 = (($signed(p_read2_int_reg) < $signed(18'd260848)) ? 1'b1 : 1'b0);

assign icmp_ln86_437_fu_492_p2 = (($signed(p_read8_int_reg) < $signed(18'd107)) ? 1'b1 : 1'b0);

assign icmp_ln86_438_fu_498_p2 = (($signed(p_read9_int_reg) < $signed(18'd3013)) ? 1'b1 : 1'b0);

assign icmp_ln86_439_fu_504_p2 = (($signed(p_read11_int_reg) < $signed(18'd6699)) ? 1'b1 : 1'b0);

assign icmp_ln86_440_fu_510_p2 = (($signed(p_read18_int_reg) < $signed(18'd80032)) ? 1'b1 : 1'b0);

assign icmp_ln86_441_fu_516_p2 = (($signed(p_read16_int_reg) < $signed(18'd86219)) ? 1'b1 : 1'b0);

assign icmp_ln86_442_fu_522_p2 = (($signed(p_read16_int_reg) < $signed(18'd81950)) ? 1'b1 : 1'b0);

assign icmp_ln86_443_fu_528_p2 = (($signed(p_read17_int_reg) < $signed(18'd93077)) ? 1'b1 : 1'b0);

assign icmp_ln86_444_fu_534_p2 = (($signed(p_read15_int_reg) < $signed(18'd74)) ? 1'b1 : 1'b0);

assign icmp_ln86_445_fu_540_p2 = (($signed(p_read13_int_reg) < $signed(18'd974)) ? 1'b1 : 1'b0);

assign icmp_ln86_446_fu_546_p2 = (($signed(p_read7_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_447_fu_552_p2 = (($signed(p_read10_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_448_fu_558_p2 = (($signed(p_read12_int_reg) < $signed(18'd5071)) ? 1'b1 : 1'b0);

assign icmp_ln86_449_fu_564_p2 = (($signed(p_read18_int_reg) < $signed(18'd87365)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_384_p2 = (($signed(p_read11_int_reg) < $signed(18'd7302)) ? 1'b1 : 1'b0);

assign or_ln117_368_fu_707_p2 = (and_ln102_532_fu_665_p2 | and_ln102_517_reg_1562);

assign or_ln117_369_fu_719_p2 = (and_ln102_522_reg_1580 | and_ln102_517_reg_1562);

assign or_ln117_370_fu_731_p2 = (or_ln117_369_fu_719_p2 | and_ln102_534_fu_674_p2);

assign or_ln117_371_fu_821_p2 = (and_ln102_reg_1546_pp0_iter2_reg | and_ln102_535_fu_802_p2);

assign or_ln117_372_fu_764_p2 = (and_ln102_reg_1546_pp0_iter1_reg | and_ln102_523_fu_656_p2);

assign or_ln117_373_fu_833_p2 = (or_ln117_372_reg_1619 | and_ln102_537_fu_811_p2);

assign or_ln117_374_fu_845_p2 = (and_ln102_reg_1546_pp0_iter2_reg | and_ln102_518_reg_1597);

assign or_ln117_375_fu_857_p2 = (or_ln117_374_fu_845_p2 | and_ln102_538_fu_816_p2);

assign or_ln117_376_fu_871_p2 = (or_ln117_374_fu_845_p2 | and_ln102_524_fu_793_p2);

assign or_ln117_377_fu_956_p2 = (or_ln117_376_reg_1649 | and_ln102_540_fu_937_p2);

assign or_ln117_378_fu_972_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_541_fu_942_p2);

assign or_ln117_379_fu_984_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_525_reg_1643);

assign or_ln117_380_fu_996_p2 = (or_ln117_379_fu_984_p2 | and_ln102_543_fu_951_p2);

assign or_ln117_381_fu_1010_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_519_reg_1637);

assign or_ln117_382_fu_1068_p2 = (or_ln117_381_reg_1682 | and_ln102_544_fu_1049_p2);

assign or_ln117_383_fu_1030_p2 = (or_ln117_381_fu_1010_p2 | and_ln102_526_fu_927_p2);

assign or_ln117_384_fu_1080_p2 = (or_ln117_383_reg_1692 | and_ln102_546_fu_1058_p2);

assign or_ln117_385_fu_1036_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_516_reg_1625);

assign or_ln117_386_fu_1100_p2 = (or_ln117_385_reg_1698 | and_ln102_547_fu_1063_p2);

assign or_ln117_387_fu_1112_p2 = (or_ln117_385_reg_1698 | and_ln102_527_fu_1045_p2);

assign or_ln117_388_fu_1157_p2 = (or_ln117_387_reg_1706 | and_ln102_549_fu_1147_p2);

assign or_ln117_389_fu_1162_p2 = (or_ln117_385_reg_1698_pp0_iter5_reg | and_ln102_520_reg_1664_pp0_iter5_reg);

assign or_ln117_390_fu_1173_p2 = (or_ln117_389_fu_1162_p2 | and_ln102_550_fu_1152_p2);

assign or_ln117_391_fu_1187_p2 = (or_ln117_389_fu_1162_p2 | and_ln102_528_fu_1138_p2);

assign or_ln117_392_fu_1224_p2 = (or_ln117_391_reg_1716 | and_ln102_552_fu_1219_p2);

assign or_ln117_fu_626_p2 = (and_ln102_531_fu_620_p2 | and_ln102_521_fu_600_p2);

assign select_ln117_408_fu_696_p3 = ((or_ln117_reg_1586[0:0] == 1'b1) ? select_ln117_fu_689_p3 : 2'd3);

assign select_ln117_409_fu_712_p3 = ((and_ln102_517_reg_1562[0:0] == 1'b1) ? zext_ln117_46_fu_703_p1 : 3'd4);

assign select_ln117_410_fu_723_p3 = ((or_ln117_368_fu_707_p2[0:0] == 1'b1) ? select_ln117_409_fu_712_p3 : 3'd5);

assign select_ln117_411_fu_737_p3 = ((or_ln117_369_fu_719_p2[0:0] == 1'b1) ? select_ln117_410_fu_723_p3 : 3'd6);

assign select_ln117_412_fu_745_p3 = ((or_ln117_370_fu_731_p2[0:0] == 1'b1) ? select_ln117_411_fu_737_p3 : 3'd7);

assign select_ln117_413_fu_757_p3 = ((and_ln102_reg_1546_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_47_fu_753_p1 : 4'd8);

assign select_ln117_414_fu_826_p3 = ((or_ln117_371_fu_821_p2[0:0] == 1'b1) ? select_ln117_413_reg_1614 : 4'd9);

assign select_ln117_415_fu_838_p3 = ((or_ln117_372_reg_1619[0:0] == 1'b1) ? select_ln117_414_fu_826_p3 : 4'd10);

assign select_ln117_416_fu_849_p3 = ((or_ln117_373_fu_833_p2[0:0] == 1'b1) ? select_ln117_415_fu_838_p3 : 4'd11);

assign select_ln117_417_fu_863_p3 = ((or_ln117_374_fu_845_p2[0:0] == 1'b1) ? select_ln117_416_fu_849_p3 : 4'd12);

assign select_ln117_418_fu_877_p3 = ((or_ln117_375_fu_857_p2[0:0] == 1'b1) ? select_ln117_417_fu_863_p3 : 4'd13);

assign select_ln117_419_fu_885_p3 = ((or_ln117_376_fu_871_p2[0:0] == 1'b1) ? select_ln117_418_fu_877_p3 : 4'd14);

assign select_ln117_420_fu_961_p3 = ((or_ln117_377_fu_956_p2[0:0] == 1'b1) ? select_ln117_419_reg_1654 : 4'd15);

assign select_ln117_421_fu_977_p3 = ((icmp_ln86_reg_1372_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_48_fu_968_p1 : 5'd16);

assign select_ln117_422_fu_988_p3 = ((or_ln117_378_fu_972_p2[0:0] == 1'b1) ? select_ln117_421_fu_977_p3 : 5'd17);

assign select_ln117_423_fu_1002_p3 = ((or_ln117_379_fu_984_p2[0:0] == 1'b1) ? select_ln117_422_fu_988_p3 : 5'd18);

assign select_ln117_424_fu_1014_p3 = ((or_ln117_380_fu_996_p2[0:0] == 1'b1) ? select_ln117_423_fu_1002_p3 : 5'd19);

assign select_ln117_425_fu_1022_p3 = ((or_ln117_381_fu_1010_p2[0:0] == 1'b1) ? select_ln117_424_fu_1014_p3 : 5'd20);

assign select_ln117_426_fu_1073_p3 = ((or_ln117_382_fu_1068_p2[0:0] == 1'b1) ? select_ln117_425_reg_1687 : 5'd21);

assign select_ln117_427_fu_1085_p3 = ((or_ln117_383_reg_1692[0:0] == 1'b1) ? select_ln117_426_fu_1073_p3 : 5'd22);

assign select_ln117_428_fu_1092_p3 = ((or_ln117_384_fu_1080_p2[0:0] == 1'b1) ? select_ln117_427_fu_1085_p3 : 5'd23);

assign select_ln117_429_fu_1105_p3 = ((or_ln117_385_reg_1698[0:0] == 1'b1) ? select_ln117_428_fu_1092_p3 : 5'd24);

assign select_ln117_430_fu_1117_p3 = ((or_ln117_386_fu_1100_p2[0:0] == 1'b1) ? select_ln117_429_fu_1105_p3 : 5'd25);

assign select_ln117_431_fu_1125_p3 = ((or_ln117_387_fu_1112_p2[0:0] == 1'b1) ? select_ln117_430_fu_1117_p3 : 5'd26);

assign select_ln117_432_fu_1166_p3 = ((or_ln117_388_fu_1157_p2[0:0] == 1'b1) ? select_ln117_431_reg_1711 : 5'd27);

assign select_ln117_433_fu_1179_p3 = ((or_ln117_389_fu_1162_p2[0:0] == 1'b1) ? select_ln117_432_fu_1166_p3 : 5'd28);

assign select_ln117_434_fu_1193_p3 = ((or_ln117_390_fu_1173_p2[0:0] == 1'b1) ? select_ln117_433_fu_1179_p3 : 5'd29);

assign select_ln117_435_fu_1201_p3 = ((or_ln117_391_fu_1187_p2[0:0] == 1'b1) ? select_ln117_434_fu_1193_p3 : 5'd30);

assign select_ln117_fu_689_p3 = ((and_ln102_521_reg_1574[0:0] == 1'b1) ? zext_ln117_fu_685_p1 : 2'd2);

assign xor_ln104_198_fu_576_p2 = (icmp_ln86_420_reg_1383 ^ 1'd1);

assign xor_ln104_199_fu_773_p2 = (icmp_ln86_421_reg_1388_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_200_fu_590_p2 = (icmp_ln86_422_reg_1394 ^ 1'd1);

assign xor_ln104_201_fu_641_p2 = (icmp_ln86_423_reg_1400_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_202_fu_893_p2 = (icmp_ln86_424_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_203_fu_907_p2 = (icmp_ln86_425_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_204_fu_605_p2 = (icmp_ln86_426_reg_1418 ^ 1'd1);

assign xor_ln104_205_fu_651_p2 = (icmp_ln86_427_reg_1424_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_206_fu_788_p2 = (icmp_ln86_428_reg_1430_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_207_fu_917_p2 = (icmp_ln86_429_reg_1436_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_208_fu_922_p2 = (icmp_ln86_430_reg_1442_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_209_fu_1040_p2 = (icmp_ln86_431_reg_1448_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_210_fu_1133_p2 = (icmp_ln86_432_reg_1454_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_211_fu_1209_p2 = (icmp_ln86_433_reg_1460_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_632_p2 = (icmp_ln86_reg_1372_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_679_p2 = (1'd1 ^ and_ln102_529_fu_661_p2);

assign zext_ln117_46_fu_703_p1 = select_ln117_408_fu_696_p3;

assign zext_ln117_47_fu_753_p1 = select_ln117_412_fu_745_p3;

assign zext_ln117_48_fu_968_p1 = select_ln117_420_fu_961_p3;

assign zext_ln117_fu_685_p1 = xor_ln117_fu_679_p2;

endmodule //conifer_jettag_accelerator_decision_function_84
