(_ struct (|bits| #x0000000000000000))#x0000000000000000RV_I option selected!
opcode: #x30200073 
10+^|imm[31:12]                                   2+^|rd           2+^|0110111 <|LUI
INSTR-LINE: 10+^|imm[31:12]                                   2+^|rd           2+^|0110111 <|LUI
10+^
imm[31:12]
Number for imm: 31
Number for imm: 12
rd
Bits: 20
0110111
INSTRUCTION CONSTRUCTED: LUI: rd: true rs1: false rs2: false rs3: false fm: false opcodes_vec_len: 2
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |uop| 2 (|RISCV_LUI| |RISCV_AUIPC|)) ; 0:0 - 0:0
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |uop| 2 (|RISCV_LUI| |RISCV_AUIPC|)) ; 0:0 - 0:0
  (define-const v930 ((_ sign_extend 32) (concat v0 #x000))) ; ../../sail-riscv/model/prelude.sail 86:29 - 86:51
  (write-reg |x10| nil v930)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
10+^|imm[31:12]                                    2+^|rd           2+^|0010111 <|AUIPC
INSTR-LINE: 10+^|imm[31:12]                                    2+^|rd           2+^|0010111 <|AUIPC
10+^
imm[31:12]
Number for imm: 31
Number for imm: 12
rd
Bits: 20
0010111
INSTRUCTION CONSTRUCTED: AUIPC: rd: true rs1: false rs2: false rs3: false fm: false opcodes_vec_len: 2
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |uop| 2 (|RISCV_LUI| |RISCV_AUIPC|)) ; 0:0 - 0:0
  (declare-const v931 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 18:25 - 18:27
  (read-reg |PC| nil v931)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |uop| 2 (|RISCV_LUI| |RISCV_AUIPC|)) ; 0:0 - 0:0
  (declare-const v931 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 18:25 - 18:27
  (read-reg |PC| nil v931)
  (define-const v932 (bvadd v931 ((_ sign_extend 32) (concat v0 #x000)))) ; ../../sail-riscv/model/riscv_insts_base.sail 30:19 - 30:38
  (write-reg |x10| nil v932)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
10+^|imm[20\|10:1\|11\|19:12]                      2+^|rd           2+^|1101111 <|JAL
INSTR-LINE: 10+^|imm[20,10:1,11,19:12]                      2+^|rd           2+^|1101111 <|JAL
10+^
imm[20,10:1,11,19:12]
Number for imm: 20
Number for imm: 10
Number for imm: 1
Number for imm: 11
Number for imm: 19
Number for imm: 12
rd
Bits: 20
1101111
INSTRUCTION CONSTRUCTED: JAL: rd: true rs1: false rs2: false rs3: false fm: false opcodes_vec_len: 2
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v938 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (read-reg |PC| nil v938)
  (define-const v939 (bvadd v938 ((_ sign_extend 43) (concat ((_ extract 19 19) v0) (concat ((_ extract 7 0) v0) (concat ((_ extract 8 8) v0) (concat ((_ extract 18 13) v0) (concat ((_ extract 12 9) v0) #b0)))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (define-const v940 ((_ extract 0 0) (bvlshr v939 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 73:21 - 73:35
  (define-const v942 (not (= v940 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v942) ; 0:0 - 0:0
  (assert (not (not (= v940 #b0)))) ; 0:0 - 0:0
  (declare-const v945 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v945)
  (branch-address v939)
  (write-reg |nextPC| nil v939)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v938 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (read-reg |PC| nil v938)
  (define-const v939 (bvadd v938 ((_ sign_extend 43) (concat ((_ extract 19 19) v0) (concat ((_ extract 7 0) v0) (concat ((_ extract 8 8) v0) (concat ((_ extract 18 13) v0) (concat ((_ extract 12 9) v0) #b0)))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (define-const v942 (not (= ((_ extract 0 0) (bvlshr v939 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v942)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v938)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v949 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v949)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v949)))
  (define-const v950 (bvand v949 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v949)))
  (write-reg |mstatus| nil (_ struct (|bits| v950)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v950)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v951 (bvor (bvand v950 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v950)))
  (write-reg |mstatus| nil (_ struct (|bits| v951)))
  (write-reg |mtval| nil v939)
  (write-reg |mepc| nil v938)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 20 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v938 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (read-reg |PC| nil v938)
  (define-const v939 (bvadd v938 ((_ sign_extend 43) (concat ((_ extract 19 19) v0) (concat ((_ extract 7 0) v0) (concat ((_ extract 8 8) v0) (concat ((_ extract 18 13) v0) (concat ((_ extract 12 9) v0) #b0)))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (define-const v940 ((_ extract 0 0) (bvlshr v939 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 73:21 - 73:35
  (define-const v942 (not (= v940 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v942) ; 0:0 - 0:0
  (assert (not (not (= v940 #b0)))) ; 0:0 - 0:0
  (declare-const v945 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v945)
  (write-reg |x10| nil v945)
  (branch-address v939)
  (write-reg |nextPC| nil v939)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 20)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v938 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (read-reg |PC| nil v938)
  (define-const v939 (bvadd v938 ((_ sign_extend 43) (concat ((_ extract 19 19) v0) (concat ((_ extract 7 0) v0) (concat ((_ extract 8 8) v0) (concat ((_ extract 18 13) v0) (concat ((_ extract 12 9) v0) #b0)))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 63:21 - 63:42
  (define-const v942 (not (= ((_ extract 0 0) (bvlshr v939 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v942)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v938)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v949 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v949)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v949)))
  (define-const v950 (bvand v949 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v949)))
  (write-reg |mstatus| nil (_ struct (|bits| v950)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v950)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v951 (bvor (bvand v950 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v950)))
  (write-reg |mstatus| nil (_ struct (|bits| v951)))
  (write-reg |mtval| nil v939)
  (write-reg |mepc| nil v938)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
 6+^|imm[11:0]                2+^|rs1   2+^|000    2+^|rd           2+^|1100111 <|JALR
INSTR-LINE:  6+^|imm[11:0]                2+^|rs1   2+^|000    2+^|rd           2+^|1100111 <|JALR

imm[11:0]
Number for imm: 11
Number for imm: 0
rs1
Bits: 12
000
rd
Bits: 20
1100111
INSTRUCTION CONSTRUCTED: JALR: rd: true rs1: true rs2: false rs3: false fm: false opcodes_vec_len: 4
(segments
  (|imm0| 12 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-const v928 (bvand (bvadd #x0000000000000000 ((_ sign_extend 52) v0)) #xfffffffffffffffe)) ; 0:0 - 0:0
  (define-const v929 ((_ extract 0 0) (bvlshr v928 #x0000000000000001))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 27:21 - 27:30
  (define-const v931 (not (= v929 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v931) ; 0:0 - 0:0
  (assert (not (not (= v929 #b0)))) ; 0:0 - 0:0
  (declare-const v934 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v934)
  (branch-address v928)
  (write-reg |nextPC| nil v928)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-const v927 (bvadd #x0000000000000000 ((_ sign_extend 52) v0))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 18:21 - 18:46
  (define-const v931 (not (= ((_ extract 0 0) (bvlshr (bvand v927 #xfffffffffffffffe) #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v931)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (declare-const v935 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 297:14 - 297:63
  (read-reg |PC| nil v935)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v939 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v939)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v939)))
  (define-const v940 (bvand v939 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v939)))
  (write-reg |mstatus| nil (_ struct (|bits| v940)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v940)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v941 (bvor (bvand v940 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v940)))
  (write-reg |mstatus| nil (_ struct (|bits| v941)))
  (write-reg |mtval| nil v927)
  (write-reg |mepc| nil v935)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 12 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-const v928 (bvand (bvadd #x0000000000000000 ((_ sign_extend 52) v0)) #xfffffffffffffffe)) ; 0:0 - 0:0
  (define-const v929 ((_ extract 0 0) (bvlshr v928 #x0000000000000001))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 27:21 - 27:30
  (define-const v931 (not (= v929 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v931) ; 0:0 - 0:0
  (assert (not (not (= v929 #b0)))) ; 0:0 - 0:0
  (declare-const v934 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v934)
  (write-reg |x10| nil v934)
  (branch-address v928)
  (write-reg |nextPC| nil v928)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-const v927 (bvadd #x0000000000000000 ((_ sign_extend 52) v0))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 18:21 - 18:46
  (define-const v931 (not (= ((_ extract 0 0) (bvlshr (bvand v927 #xfffffffffffffffe) #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v931)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (declare-const v935 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 297:14 - 297:63
  (read-reg |PC| nil v935)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v939 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v939)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v939)))
  (define-const v940 (bvand v939 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v939)))
  (write-reg |mstatus| nil (_ struct (|bits| v940)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v940)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v941 (bvor (bvand v940 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v940)))
  (write-reg |mstatus| nil (_ struct (|bits| v941)))
  (write-reg |mtval| nil v927)
  (write-reg |mepc| nil v935)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 12 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v926 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v926)
  (define-const v929 (bvand (bvadd v926 ((_ sign_extend 52) v0)) #xfffffffffffffffe)) ; 0:0 - 0:0
  (define-const v930 ((_ extract 0 0) (bvlshr v929 #x0000000000000001))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 27:21 - 27:30
  (define-const v932 (not (= v930 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v932) ; 0:0 - 0:0
  (assert (not (not (= v930 #b0)))) ; 0:0 - 0:0
  (declare-const v935 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v935)
  (branch-address v929)
  (write-reg |nextPC| nil v929)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v926 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v926)
  (define-const v928 (bvadd v926 ((_ sign_extend 52) v0))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 18:21 - 18:46
  (define-const v932 (not (= ((_ extract 0 0) (bvlshr (bvand v928 #xfffffffffffffffe) #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v932)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (declare-const v936 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 297:14 - 297:63
  (read-reg |PC| nil v936)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v940 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v940)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v940)))
  (define-const v941 (bvand v940 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v940)))
  (write-reg |mstatus| nil (_ struct (|bits| v941)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v941)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v942 (bvor (bvand v941 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v941)))
  (write-reg |mstatus| nil (_ struct (|bits| v942)))
  (write-reg |mtval| nil v928)
  (write-reg |mepc| nil v936)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 12 v0))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v926 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v926)
  (define-const v929 (bvand (bvadd v926 ((_ sign_extend 52) v0)) #xfffffffffffffffe)) ; 0:0 - 0:0
  (define-const v930 ((_ extract 0 0) (bvlshr v929 #x0000000000000001))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 27:21 - 27:30
  (define-const v932 (not (= v930 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v932) ; 0:0 - 0:0
  (assert (not (not (= v930 #b0)))) ; 0:0 - 0:0
  (declare-const v935 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_pc_access.sail 21:25 - 21:31
  (read-reg |nextPC| nil v935)
  (write-reg |x10| nil v935)
  (branch-address v929)
  (write-reg |nextPC| nil v929)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 12)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v5 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v20 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v5 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v21 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v20) #b1)) ; 0:0 - 0:0
  (define-const v76 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v21 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v20)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v286 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v286 #x000006a1) (= v286 #x000006a0))) ; 0:0 - 0:0
  (declare-const v296 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v296 #x000006a1) (= v296 #x000006a0))) ; 0:0 - 0:0
  (declare-const v306 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v306 #x000006a1) (= v306 #x000006a0))) ; 0:0 - 0:0
  (declare-const v316 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v316 #x000006a1) (= v316 #x000006a0))) ; 0:0 - 0:0
  (declare-const v326 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v326 #x000006a1) (= v326 #x000006a0))) ; 0:0 - 0:0
  (declare-const v336 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v336 #x000006a1) (= v336 #x000006a0))) ; 0:0 - 0:0
  (declare-const v346 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v346 #x000006a1) (= v346 #x000006a0))) ; 0:0 - 0:0
  (declare-const v356 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v356 #x000006a1) (= v356 #x000006a0))) ; 0:0 - 0:0
  (declare-const v366 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v366 #x000006a1) (= v366 #x000006a0))) ; 0:0 - 0:0
  (declare-const v376 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v376 #x000006a1) (= v376 #x000006a0))) ; 0:0 - 0:0
  (declare-const v386 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v386 #x000006a1) (= v386 #x000006a0))) ; 0:0 - 0:0
  (declare-const v396 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v396 #x000006a1) (= v396 #x000006a0))) ; 0:0 - 0:0
  (declare-const v406 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v406 #x000006a1) (= v406 #x000006a0))) ; 0:0 - 0:0
  (declare-const v416 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v416 #x000006a1) (= v416 #x000006a0))) ; 0:0 - 0:0
  (declare-const v426 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v426 #x000006a1) (= v426 #x000006a0))) ; 0:0 - 0:0
  (declare-const v436 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v436 #x000006a1) (= v436 #x000006a0))) ; 0:0 - 0:0
  (declare-const v446 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v446 #x000006a1) (= v446 #x000006a0))) ; 0:0 - 0:0
  (declare-const v456 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v456 #x000006a1) (= v456 #x000006a0))) ; 0:0 - 0:0
  (declare-const v466 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v466 #x000006a1) (= v466 #x000006a0))) ; 0:0 - 0:0
  (declare-const v476 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v476 #x000006a1) (= v476 #x000006a0))) ; 0:0 - 0:0
  (declare-const v486 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v486 #x000006a1) (= v486 #x000006a0))) ; 0:0 - 0:0
  (declare-const v496 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v496 #x000006a1) (= v496 #x000006a0))) ; 0:0 - 0:0
  (declare-const v506 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v506 #x000006a1) (= v506 #x000006a0))) ; 0:0 - 0:0
  (declare-const v516 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v516 #x000006a1) (= v516 #x000006a0))) ; 0:0 - 0:0
  (declare-const v526 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v526 #x000006a1) (= v526 #x000006a0))) ; 0:0 - 0:0
  (declare-const v536 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v536 #x000006a1) (= v536 #x000006a0))) ; 0:0 - 0:0
  (declare-const v546 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v546 #x000006a1) (= v546 #x000006a0))) ; 0:0 - 0:0
  (declare-const v556 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v556 #x000006a1) (= v556 #x000006a0))) ; 0:0 - 0:0
  (declare-const v566 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v566 #x000006a1) (= v566 #x000006a0))) ; 0:0 - 0:0
  (declare-const v576 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v576 #x000006a1) (= v576 #x000006a0))) ; 0:0 - 0:0
  (declare-const v586 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v586 #x000006a1) (= v586 #x000006a0))) ; 0:0 - 0:0
  (declare-const v596 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v596 #x000006a1) (= v596 #x000006a0))) ; 0:0 - 0:0
  (declare-const v606 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v606 #x000006a1) (= v606 #x000006a0))) ; 0:0 - 0:0
  (declare-const v616 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v616 #x000006a1) (= v616 #x000006a0))) ; 0:0 - 0:0
  (declare-const v626 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v626 #x000006a1) (= v626 #x000006a0))) ; 0:0 - 0:0
  (declare-const v636 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v636 #x000006a1) (= v636 #x000006a0))) ; 0:0 - 0:0
  (declare-const v646 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v646 #x000006a1) (= v646 #x000006a0))) ; 0:0 - 0:0
  (declare-const v656 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v656 #x000006a1) (= v656 #x000006a0))) ; 0:0 - 0:0
  (declare-const v666 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v666 #x000006a1) (= v666 #x000006a0))) ; 0:0 - 0:0
  (declare-const v676 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v676 #x000006a1) (= v676 #x000006a0))) ; 0:0 - 0:0
  (declare-const v686 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v686 #x000006a1) (= v686 #x000006a0))) ; 0:0 - 0:0
  (declare-const v696 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v696 #x000006a1) (= v696 #x000006a0))) ; 0:0 - 0:0
  (declare-const v706 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v706 #x000006a1) (= v706 #x000006a0))) ; 0:0 - 0:0
  (declare-const v716 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v716 #x000006a1) (= v716 #x000006a0))) ; 0:0 - 0:0
  (declare-const v726 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v726 #x000006a1) (= v726 #x000006a0))) ; 0:0 - 0:0
  (declare-const v736 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v736 #x000006a1) (= v736 #x000006a0))) ; 0:0 - 0:0
  (declare-const v746 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v746 #x000006a1) (= v746 #x000006a0))) ; 0:0 - 0:0
  (declare-const v756 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v756 #x000006a1) (= v756 #x000006a0))) ; 0:0 - 0:0
  (declare-const v766 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v766 #x000006a1) (= v766 #x000006a0))) ; 0:0 - 0:0
  (declare-const v776 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v776 #x000006a1) (= v776 #x000006a0))) ; 0:0 - 0:0
  (declare-const v786 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v786 #x000006a1) (= v786 #x000006a0))) ; 0:0 - 0:0
  (declare-const v796 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v796 #x000006a1) (= v796 #x000006a0))) ; 0:0 - 0:0
  (declare-const v806 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v806 #x000006a1) (= v806 #x000006a0))) ; 0:0 - 0:0
  (declare-const v816 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v816 #x000006a1) (= v816 #x000006a0))) ; 0:0 - 0:0
  (declare-const v826 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v826 #x000006a1) (= v826 #x000006a0))) ; 0:0 - 0:0
  (declare-const v836 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v836 #x000006a1) (= v836 #x000006a0))) ; 0:0 - 0:0
  (declare-const v846 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v846 #x000006a1) (= v846 #x000006a0))) ; 0:0 - 0:0
  (declare-const v856 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v856 #x000006a1) (= v856 #x000006a0))) ; 0:0 - 0:0
  (declare-const v866 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v866 #x000006a1) (= v866 #x000006a0))) ; 0:0 - 0:0
  (declare-const v876 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v876 #x000006a1) (= v876 #x000006a0))) ; 0:0 - 0:0
  (declare-const v886 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v886 #x000006a1) (= v886 #x000006a0))) ; 0:0 - 0:0
  (declare-const v896 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v896 #x000006a1) (= v896 #x000006a0))) ; 0:0 - 0:0
  (declare-const v906 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v906 #x000006a1) (= v906 #x000006a0))) ; 0:0 - 0:0
  (declare-const v916 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v916 #x000006a1) (= v916 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (declare-const v926 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v926)
  (define-const v928 (bvadd v926 ((_ sign_extend 52) v0))) ; ../../sail-riscv/model/riscv_jalr_seq.sail 18:21 - 18:46
  (define-const v932 (not (= ((_ extract 0 0) (bvlshr (bvand v928 #xfffffffffffffffe) #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v932)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (not (= ((_ extract 2 2) v20) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (declare-const v936 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 297:14 - 297:63
  (read-reg |PC| nil v936)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v20)))
  (assert (= ((_ extract 18 18) v20) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v76)))
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (define-const v940 (bvor (bvand v76 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v76)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v76)))
  (write-reg |mstatus| nil (_ struct (|bits| v940)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v940)))
  (define-const v941 (bvand v940 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v940)))
  (write-reg |mstatus| nil (_ struct (|bits| v941)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v941)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v942 (bvor (bvand v941 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v941)))
  (write-reg |mstatus| nil (_ struct (|bits| v942)))
  (write-reg |mtval| nil v928)
  (write-reg |mepc| nil v936)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
 4+^|imm[12\|10:5]  2+^|rs2   2+^|rs1   2+^|000    2+^|imm[4:1\|11] 2+^|1100011 <|BEQ
INSTR-LINE:  4+^|imm[12,10:5]  2+^|rs2   2+^|rs1   2+^|000    2+^|imm[4:1,11] 2+^|1100011 <|BEQ

imm[12,10:5]
Number for imm: 12
Number for imm: 10
Number for imm: 5
rs2
Bits: 7
rs1
Bits: 12
000
imm[4:1,11]
Number for imm: 4
Number for imm: 1
Number for imm: 11
1100011
INSTRUCTION CONSTRUCTED: BEQ: rd: false rs1: true rs2: true rs3: false fm: false opcodes_vec_len: 4
(segments
  (|imm0| 7 v0)
  (|imm1| 5 v1))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v944 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v944)
  (define-const v945 (bvadd v944 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (define-const v946 ((_ extract 0 0) (bvlshr v945 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 138:23 - 138:37
  (define-const v948 (not (= v946 #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert v948) ; 0:0 - 0:0
  (assert (not (not (= v946 #b0)))) ; 0:0 - 0:0
  (branch-address v945)
  (write-reg |nextPC| nil v945)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v21 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v22 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v21) #b1)) ; 0:0 - 0:0
  (define-const v77 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v22 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v944 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v944)
  (define-const v945 (bvadd v944 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (define-const v948 (not (= ((_ extract 0 0) (bvlshr v945 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 0 "730:0 - 0:0")
  (assert (not v948)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (not (= ((_ extract 2 2) v21) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v944)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (= ((_ extract 18 18) v21) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v77)))
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (define-const v955 (bvor (bvand v77 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v77)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (write-reg |mstatus| nil (_ struct (|bits| v955)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v955)))
  (define-const v956 (bvand v955 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v955)))
  (write-reg |mstatus| nil (_ struct (|bits| v956)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v956)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v957 (bvor (bvand v956 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v956)))
  (write-reg |mstatus| nil (_ struct (|bits| v957)))
  (write-reg |mtval| nil v945)
  (write-reg |mepc| nil v944)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 7 v0)
  (|imm1| 5 v1))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (define-const v944 (= v943 #x0000000000000000)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (define-const v947 (bvadd v946 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v944) ; 0:0 - 0:0
  (define-const v948 ((_ extract 0 0) (bvlshr v947 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 138:23 - 138:37
  (define-const v950 (not (= v948 #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert v950) ; 0:0 - 0:0
  (assert (not (not (= v948 #b0)))) ; 0:0 - 0:0
  (branch-address v947)
  (write-reg |nextPC| nil v947)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v21 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v22 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v21) #b1)) ; 0:0 - 0:0
  (define-const v77 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v22 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (define-const v944 (= v943 #x0000000000000000)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (define-const v947 (bvadd v946 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v944) ; 0:0 - 0:0
  (define-const v950 (not (= ((_ extract 0 0) (bvlshr v947 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert (not v950)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (not (= ((_ extract 2 2) v21) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v946)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (= ((_ extract 18 18) v21) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v77)))
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (define-const v957 (bvor (bvand v77 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v77)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (write-reg |mstatus| nil (_ struct (|bits| v957)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v957)))
  (define-const v958 (bvand v957 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v957)))
  (write-reg |mstatus| nil (_ struct (|bits| v958)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v958)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v959 (bvor (bvand v958 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v958)))
  (write-reg |mstatus| nil (_ struct (|bits| v959)))
  (write-reg |mtval| nil v947)
  (write-reg |mepc| nil v946)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (define-const v944 (= v943 #x0000000000000000)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert (not v944)) ; 0:0 - 0:0
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 7 v0)
  (|imm1| 5 v1))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v943)
  (define-const v944 (= #x0000000000000000 v943)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (define-const v947 (bvadd v946 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v944) ; 0:0 - 0:0
  (define-const v948 ((_ extract 0 0) (bvlshr v947 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 138:23 - 138:37
  (define-const v950 (not (= v948 #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert v950) ; 0:0 - 0:0
  (assert (not (not (= v948 #b0)))) ; 0:0 - 0:0
  (branch-address v947)
  (write-reg |nextPC| nil v947)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v21 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v22 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v21) #b1)) ; 0:0 - 0:0
  (define-const v77 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v22 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v943)
  (define-const v944 (= #x0000000000000000 v943)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (define-const v947 (bvadd v946 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v944) ; 0:0 - 0:0
  (define-const v950 (not (= ((_ extract 0 0) (bvlshr v947 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert (not v950)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (not (= ((_ extract 2 2) v21) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v946)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (= ((_ extract 18 18) v21) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v77)))
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (define-const v957 (bvor (bvand v77 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v77)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (write-reg |mstatus| nil (_ struct (|bits| v957)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v957)))
  (define-const v958 (bvand v957 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v957)))
  (write-reg |mstatus| nil (_ struct (|bits| v958)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v958)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v959 (bvor (bvand v958 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v958)))
  (write-reg |mstatus| nil (_ struct (|bits| v959)))
  (write-reg |mtval| nil v947)
  (write-reg |mepc| nil v946)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v943)
  (define-const v944 (= #x0000000000000000 v943)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v946 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v946)
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert (not v944)) ; 0:0 - 0:0
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(segments
  (|imm0| 7 v0)
  (|imm1| 5 v1))
Adding AssumeReg event for 2210
Adding AssumeReg event for 2211
Adding AssumeReg event for 2572
Adding AssumeReg event for 2573
Adding AssumeReg event for 2609
Adding AssumeReg event for 3527
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (declare-const v944 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v944)
  (define-const v945 (= v943 v944)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v947 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v947)
  (define-const v948 (bvadd v947 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v945) ; 0:0 - 0:0
  (define-const v949 ((_ extract 0 0) (bvlshr v948 #x0000000000000001))) ; ../../sail-riscv/model/riscv_insts_base.sail 138:23 - 138:37
  (define-const v951 (not (= v949 #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert v951) ; 0:0 - 0:0
  (assert (not (not (= v949 #b0)))) ; 0:0 - 0:0
  (branch-address v948)
  (write-reg |nextPC| nil v948)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (declare-const v0 (_ BitVec 7)) ; 0:0 - 0:0
  (declare-const v1 (_ BitVec 5)) ; 0:0 - 0:0
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-const v21 (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7) #x0000000000000008)) ; 0:0 - 0:0
  (declare-const v22 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_sys_control.sail 337:12 - 347:3
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) v21) #b1)) ; 0:0 - 0:0
  (define-const v77 (bvand (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvand v22 #xffffffefffffffff) #xffffffdfffffffff) #xffffffffffffe7ff) #xfffffffcffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000020)) #xfffffff3ffffffff) (bvshl ((_ zero_extend 62) ((_ extract 63 62) v21)) #x0000000000000022)) #xffffffff7fffffff) #x7fffffffffffffff)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (declare-const v944 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v944)
  (define-const v945 (= v943 v944)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v947 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v947)
  (define-const v948 (bvadd v947 ((_ sign_extend 51) (concat ((_ extract 6 6) v0) (concat ((_ extract 0 0) v1) (concat ((_ extract 5 0) v0) (concat ((_ extract 4 1) v1) #b0))))))) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert v945) ; 0:0 - 0:0
  (define-const v951 (not (= ((_ extract 0 0) (bvlshr v948 #x0000000000000001)) #b1))) ; 730:0 - 0:0
  (branch 1 "730:0 - 0:0")
  (assert (not v951)) ; 0:0 - 0:0
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (not (= ((_ extract 2 2) v21) #b1))) ; 0:0 - 0:0
  (read-reg |cur_privilege| nil |Machine|)
  (read-reg |PC| nil v947)
  (read-reg |medeleg| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |misa| nil (_ struct (|bits| v21)))
  (assert (= ((_ extract 18 18) v21) #b1)) ; 0:0 - 0:0
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| ((_ field |bits|)) (_ struct (|bits| #x0000000000000000)))
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (write-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v77)))
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (define-const v958 (bvor (bvand v77 #xffffffffffffff7f) (bvshl ((_ zero_extend 63) ((_ extract 3 3) v77)) #x0000000000000007))) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v77)))
  (write-reg |mstatus| nil (_ struct (|bits| v958)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v958)))
  (define-const v959 (bvand v958 #xfffffffffffffff7)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v958)))
  (write-reg |mstatus| nil (_ struct (|bits| v959)))
  (read-reg |mstatus| ((_ field |bits|)) (_ struct (|bits| v959)))
  (read-reg |cur_privilege| nil |Machine|)
  (define-const v960 (bvor (bvand v959 #xffffffffffffe7ff) #x0000000000001800)) ; 0:0 - 0:0
  (read-reg |mstatus| nil (_ struct (|bits| v959)))
  (write-reg |mstatus| nil (_ struct (|bits| v960)))
  (write-reg |mtval| nil v948)
  (write-reg |mepc| nil v947)
  (write-reg |cur_privilege| nil |Machine|)
  (read-reg |mcause| nil (_ struct (|bits| #x0000000000000000)))
  (read-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (define-enum |TrapVectorMode| 3 (|TV_Direct| |TV_Vector| |TV_Reserved|)) ; 0:0 - 0:0
  (branch-address #x0000000000000000)
  (write-reg |nextPC| nil #x0000000000000000)
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
(trace
  (assume-reg |__monomorphize_reads| nil false)
  (assume-reg |__monomorphize_writes| nil false)
  (assume-reg |menvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |senvcfg| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |mtvec| nil (_ struct (|bits| #x0000000000000000)))
  (assume-reg |satp| nil #x0000000000000000)
  (define-enum |Privilege| 3 (|User| |Supervisor| |Machine|)) ; 0:0 - 0:0
  (declare-const v6 (_ BitVec 64)) ; 5236:0 - 0:0
  (define-enum |Architecture| 3 (|RV32| |RV64| |RV128|)) ; 0:0 - 0:0
  (define-enum |extension| 43 (|Ext_M| |Ext_F| |Ext_D| |Ext_C| |Ext_B| |Ext_V| |Ext_S| |Ext_U| |Ext_Zicbom| |Ext_Zicboz| |Ext_Zicntr| |Ext_Zicond| |Ext_Zifencei| |Ext_Zihpm| |Ext_Zmmul| |Ext_Zaamo| |Ext_Zabha| |Ext_Zalrsc| |Ext_Zfa| |Ext_Zfh| |Ext_Zfhmin| |Ext_Zfinx| |Ext_Zdinx| |Ext_Zca| |Ext_Zcb| |Ext_Zcd| |Ext_Zcf| |Ext_Zba| |Ext_Zbb| |Ext_Zbc| |Ext_Zbkb| |Ext_Zbkc| |Ext_Zbkx| |Ext_Zbs| |Ext_Zknd| |Ext_Zkne| |Ext_Zknh| |Ext_Zkr| |Ext_Zksed| |Ext_Zksh| |Ext_Zhinx| |Ext_Sstc| |Ext_Svinval|)) ; 0:0 - 0:0
  (assert (= ((_ extract 20 20) (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvor (bvand (bvand (bvand (bvor (bvand (bvor (bvand v6 #x3fffffffffffffff) #x8000000000000000) #xfffffffffffffffe) #x0000000000000001) #xfffffffffffffffb) #xfffffffffffffffd) #xfffffffffffffeff) #x0000000000000100) #xffffffffffffefff) #x0000000000001000) #xffffffffffefffff) #x0000000000100000) #xfffffffffffbffff) #x0000000000040000) #xffffffffffdfffff) #x0000000000200000) #xffffffffffffffdf) #x0000000000000020) #xfffffffffffffff7)) #b1)) ; 0:0 - 0:0
  (define-enum |PmpAddrMatchType| 4 (|OFF| |TOR| |NA4| |NAPOT|)) ; 0:0 - 0:0
  (declare-const v287 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v287 #x000006a1) (= v287 #x000006a0))) ; 0:0 - 0:0
  (declare-const v297 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v297 #x000006a1) (= v297 #x000006a0))) ; 0:0 - 0:0
  (declare-const v307 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v307 #x000006a1) (= v307 #x000006a0))) ; 0:0 - 0:0
  (declare-const v317 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v317 #x000006a1) (= v317 #x000006a0))) ; 0:0 - 0:0
  (declare-const v327 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v327 #x000006a1) (= v327 #x000006a0))) ; 0:0 - 0:0
  (declare-const v337 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v337 #x000006a1) (= v337 #x000006a0))) ; 0:0 - 0:0
  (declare-const v347 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v347 #x000006a1) (= v347 #x000006a0))) ; 0:0 - 0:0
  (declare-const v357 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v357 #x000006a1) (= v357 #x000006a0))) ; 0:0 - 0:0
  (declare-const v367 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v367 #x000006a1) (= v367 #x000006a0))) ; 0:0 - 0:0
  (declare-const v377 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v377 #x000006a1) (= v377 #x000006a0))) ; 0:0 - 0:0
  (declare-const v387 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v387 #x000006a1) (= v387 #x000006a0))) ; 0:0 - 0:0
  (declare-const v397 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v397 #x000006a1) (= v397 #x000006a0))) ; 0:0 - 0:0
  (declare-const v407 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v407 #x000006a1) (= v407 #x000006a0))) ; 0:0 - 0:0
  (declare-const v417 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v417 #x000006a1) (= v417 #x000006a0))) ; 0:0 - 0:0
  (declare-const v427 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v427 #x000006a1) (= v427 #x000006a0))) ; 0:0 - 0:0
  (declare-const v437 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v437 #x000006a1) (= v437 #x000006a0))) ; 0:0 - 0:0
  (declare-const v447 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v447 #x000006a1) (= v447 #x000006a0))) ; 0:0 - 0:0
  (declare-const v457 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v457 #x000006a1) (= v457 #x000006a0))) ; 0:0 - 0:0
  (declare-const v467 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v467 #x000006a1) (= v467 #x000006a0))) ; 0:0 - 0:0
  (declare-const v477 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v477 #x000006a1) (= v477 #x000006a0))) ; 0:0 - 0:0
  (declare-const v487 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v487 #x000006a1) (= v487 #x000006a0))) ; 0:0 - 0:0
  (declare-const v497 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v497 #x000006a1) (= v497 #x000006a0))) ; 0:0 - 0:0
  (declare-const v507 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v507 #x000006a1) (= v507 #x000006a0))) ; 0:0 - 0:0
  (declare-const v517 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v517 #x000006a1) (= v517 #x000006a0))) ; 0:0 - 0:0
  (declare-const v527 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v527 #x000006a1) (= v527 #x000006a0))) ; 0:0 - 0:0
  (declare-const v537 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v537 #x000006a1) (= v537 #x000006a0))) ; 0:0 - 0:0
  (declare-const v547 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v547 #x000006a1) (= v547 #x000006a0))) ; 0:0 - 0:0
  (declare-const v557 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v557 #x000006a1) (= v557 #x000006a0))) ; 0:0 - 0:0
  (declare-const v567 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v567 #x000006a1) (= v567 #x000006a0))) ; 0:0 - 0:0
  (declare-const v577 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v577 #x000006a1) (= v577 #x000006a0))) ; 0:0 - 0:0
  (declare-const v587 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v587 #x000006a1) (= v587 #x000006a0))) ; 0:0 - 0:0
  (declare-const v597 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v597 #x000006a1) (= v597 #x000006a0))) ; 0:0 - 0:0
  (declare-const v607 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v607 #x000006a1) (= v607 #x000006a0))) ; 0:0 - 0:0
  (declare-const v617 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v617 #x000006a1) (= v617 #x000006a0))) ; 0:0 - 0:0
  (declare-const v627 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v627 #x000006a1) (= v627 #x000006a0))) ; 0:0 - 0:0
  (declare-const v637 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v637 #x000006a1) (= v637 #x000006a0))) ; 0:0 - 0:0
  (declare-const v647 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v647 #x000006a1) (= v647 #x000006a0))) ; 0:0 - 0:0
  (declare-const v657 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v657 #x000006a1) (= v657 #x000006a0))) ; 0:0 - 0:0
  (declare-const v667 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v667 #x000006a1) (= v667 #x000006a0))) ; 0:0 - 0:0
  (declare-const v677 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v677 #x000006a1) (= v677 #x000006a0))) ; 0:0 - 0:0
  (declare-const v687 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v687 #x000006a1) (= v687 #x000006a0))) ; 0:0 - 0:0
  (declare-const v697 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v697 #x000006a1) (= v697 #x000006a0))) ; 0:0 - 0:0
  (declare-const v707 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v707 #x000006a1) (= v707 #x000006a0))) ; 0:0 - 0:0
  (declare-const v717 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v717 #x000006a1) (= v717 #x000006a0))) ; 0:0 - 0:0
  (declare-const v727 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v727 #x000006a1) (= v727 #x000006a0))) ; 0:0 - 0:0
  (declare-const v737 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v737 #x000006a1) (= v737 #x000006a0))) ; 0:0 - 0:0
  (declare-const v747 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v747 #x000006a1) (= v747 #x000006a0))) ; 0:0 - 0:0
  (declare-const v757 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v757 #x000006a1) (= v757 #x000006a0))) ; 0:0 - 0:0
  (declare-const v767 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v767 #x000006a1) (= v767 #x000006a0))) ; 0:0 - 0:0
  (declare-const v777 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v777 #x000006a1) (= v777 #x000006a0))) ; 0:0 - 0:0
  (declare-const v787 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v787 #x000006a1) (= v787 #x000006a0))) ; 0:0 - 0:0
  (declare-const v797 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v797 #x000006a1) (= v797 #x000006a0))) ; 0:0 - 0:0
  (declare-const v807 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v807 #x000006a1) (= v807 #x000006a0))) ; 0:0 - 0:0
  (declare-const v817 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v817 #x000006a1) (= v817 #x000006a0))) ; 0:0 - 0:0
  (declare-const v827 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v827 #x000006a1) (= v827 #x000006a0))) ; 0:0 - 0:0
  (declare-const v837 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v837 #x000006a1) (= v837 #x000006a0))) ; 0:0 - 0:0
  (declare-const v847 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v847 #x000006a1) (= v847 #x000006a0))) ; 0:0 - 0:0
  (declare-const v857 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v857 #x000006a1) (= v857 #x000006a0))) ; 0:0 - 0:0
  (declare-const v867 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v867 #x000006a1) (= v867 #x000006a0))) ; 0:0 - 0:0
  (declare-const v877 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v877 #x000006a1) (= v877 #x000006a0))) ; 0:0 - 0:0
  (declare-const v887 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v887 #x000006a1) (= v887 #x000006a0))) ; 0:0 - 0:0
  (declare-const v897 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v897 #x000006a1) (= v897 #x000006a0))) ; 0:0 - 0:0
  (declare-const v907 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v907 #x000006a1) (= v907 #x000006a0))) ; 0:0 - 0:0
  (declare-const v917 (_ BitVec 32)) ; ../../sail-riscv/model/riscv_vmem_tlb.sail 44:24 - 44:35
  (assert (or (= v917 #x000006a1) (= v917 #x000006a0))) ; 0:0 - 0:0
  (cycle)
  (define-enum |bop| 6 (|RISCV_BEQ| |RISCV_BNE| |RISCV_BLT| |RISCV_BGE| |RISCV_BLTU| |RISCV_BGEU|)) ; 0:0 - 0:0
  (declare-const v943 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 65:12 - 65:15
  (read-reg |x11| nil v943)
  (declare-const v944 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_regs.sail 66:12 - 66:15
  (read-reg |x12| nil v944)
  (define-const v945 (= v943 v944)) ; ../../sail-riscv/model/riscv_insts_base.sail 121:18 - 121:36
  (declare-const v947 (_ BitVec 64)) ; ../../sail-riscv/model/riscv_insts_base.sail 128:21 - 128:42
  (read-reg |PC| nil v947)
  (branch 0 "../../sail-riscv/model/riscv_insts_base.sail 129:2 - 147:23")
  (assert (not v945)) ; 0:0 - 0:0
  (define-enum |Retired| 2 (|RETIRE_SUCCESS| |RETIRE_FAIL|)) ; 0:0 - 0:0)
