###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:48:00 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.707
= Slack Time                    0.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.443 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.487 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.576 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.708 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.742 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.797 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.432 |    0.875 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    0.923 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.067 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.240 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.407 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.766 | 
     | U575                        | C ^ -> Y v          | AOI22X1 | 0.135 | 0.191 |   1.514 |    1.957 | 
     | FE_OFCC103_n421             | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.585 |    2.028 | 
     | U275                        | A v -> Y v          | BUFX2   | 0.022 | 0.051 |   1.636 |    2.078 | 
     | U576                        | A v -> Y ^          | INVX1   | 0.080 | 0.070 |   1.706 |    2.149 | 
     |                             | reg_write_addr[8] ^ |         | 0.080 | 0.001 |   1.707 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.707
= Slack Time                    0.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.443 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.487 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.576 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.708 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.742 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.798 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.433 |    0.876 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    0.923 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.067 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.240 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.407 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.766 | 
     | U577                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.515 |    1.958 | 
     | FE_OFCC102_n422             | A v -> Y v          | BUFX2   | 0.031 | 0.062 |   1.577 |    2.020 | 
     | U276                        | A v -> Y v          | BUFX2   | 0.039 | 0.063 |   1.641 |    2.084 | 
     | U578                        | A v -> Y ^          | INVX1   | 0.063 | 0.066 |   1.706 |    2.149 | 
     |                             | reg_write_addr[9] ^ |         | 0.063 | 0.001 |   1.707 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.686
= Slack Time                    0.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.464 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.508 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.597 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.729 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.763 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.818 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.433 |    0.896 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.944 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.088 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.261 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.428 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.787 | 
     | U579                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.185 |   1.509 |    1.972 | 
     | FE_OFCC101_n423             | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.572 |    2.036 | 
     | U277                        | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.625 |    2.089 | 
     | U580                        | A v -> Y ^           | INVX1   | 0.062 | 0.060 |   1.685 |    2.149 | 
     |                             | reg_write_addr[10] ^ |         | 0.062 | 0.001 |   1.686 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.682
= Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.468 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.512 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.601 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.733 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.767 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.823 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.901 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.948 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.092 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.265 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.432 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.791 | 
     | U619                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.185 |   1.508 |    1.976 | 
     | FE_OFCC81_n443              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.569 |    2.037 | 
     | U297                        | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.613 |    2.081 | 
     | U620                        | A v -> Y ^           | INVX1   | 0.079 | 0.067 |   1.681 |    2.149 | 
     |                             | reg_write_addr[30] ^ |         | 0.079 | 0.001 |   1.682 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.678
= Slack Time                    0.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.472 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.516 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.605 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.738 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.772 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.827 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.432 |    0.905 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    0.953 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.097 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.269 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.436 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.795 | 
     | U569                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.192 |   1.515 |    1.987 | 
     | FE_OFCC105_n418             | A v -> Y v          | BUFX2   | 0.035 | 0.066 |   1.581 |    2.053 | 
     | U274                        | A v -> Y v          | BUFX2   | 0.014 | 0.044 |   1.625 |    2.098 | 
     | U570                        | A v -> Y ^          | INVX1   | 0.054 | 0.052 |   1.677 |    2.149 | 
     |                             | reg_write_addr[5] ^ |         | 0.054 | 0.001 |   1.678 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.677
= Slack Time                    0.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.473 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.517 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.606 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.738 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.772 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.827 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.905 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.953 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.097 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.270 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.437 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.796 | 
     | U611                        | C ^ -> Y v           | AOI22X1 | 0.136 | 0.192 |   1.515 |    1.988 | 
     | FE_OFCC85_n439              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.575 |    2.048 | 
     | U293                        | A v -> Y v           | BUFX2   | 0.020 | 0.048 |   1.624 |    2.097 | 
     | U612                        | A v -> Y ^           | INVX1   | 0.053 | 0.053 |   1.676 |    2.149 | 
     |                             | reg_write_addr[26] ^ |         | 0.053 | 0.001 |   1.677 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.676
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.473 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.518 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.606 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.739 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.773 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.828 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.906 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.954 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.098 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.270 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.437 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.797 | 
     | U621                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.191 |   1.514 |    1.988 | 
     | FE_OFCC80_n444              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.575 |    2.049 | 
     | U298                        | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.616 |    2.090 | 
     | U622                        | A v -> Y ^           | INVX1   | 0.068 | 0.059 |   1.675 |    2.149 | 
     |                             | reg_write_addr[31] ^ |         | 0.068 | 0.001 |   1.676 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.675
= Slack Time                    0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.475 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.519 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.608 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.740 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.774 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.830 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.908 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.955 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.099 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.272 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.439 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.798 | 
     | U609                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.515 |    1.990 | 
     | FE_OFCC86_n438              | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.575 |    2.050 | 
     | U292                        | A v -> Y v           | BUFX2   | 0.009 | 0.039 |   1.614 |    2.089 | 
     | U610                        | A v -> Y ^           | INVX1   | 0.070 | 0.060 |   1.674 |    2.149 | 
     |                             | reg_write_addr[25] ^ |         | 0.070 | 0.001 |   1.675 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.673
= Slack Time                    0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.477 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.521 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.610 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.742 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.909 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.957 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.101 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.800 | 
     | U615                        | C ^ -> Y v           | AOI22X1 | 0.148 | 0.179 |   1.502 |    1.979 | 
     | FE_OFCC83_n441              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.565 |    2.042 | 
     | U295                        | A v -> Y v           | BUFX2   | 0.026 | 0.053 |   1.617 |    2.094 | 
     | U616                        | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   1.672 |    2.149 | 
     |                             | reg_write_addr[28] ^ |         | 0.054 | 0.001 |   1.673 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.673
= Slack Time                    0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.477 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.521 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.610 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.743 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.910 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.958 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.102 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.800 | 
     | U607                        | C ^ -> Y v           | AOI22X1 | 0.137 | 0.192 |   1.515 |    1.992 | 
     | FE_OFCC87_n437              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.576 |    2.054 | 
     | U291                        | A v -> Y v           | BUFX2   | 0.010 | 0.040 |   1.617 |    2.094 | 
     | U608                        | A v -> Y ^           | INVX1   | 0.062 | 0.055 |   1.672 |    2.149 | 
     |                             | reg_write_addr[24] ^ |         | 0.062 | 0.001 |   1.673 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.673
= Slack Time                    0.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.477 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.521 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.610 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.743 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.776 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.832 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.910 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.958 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.102 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.274 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.441 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.800 | 
     | U585                        | C ^ -> Y v           | AOI22X1 | 0.140 | 0.179 |   1.502 |    1.979 | 
     | FE_OFCC98_n426              | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.567 |    2.045 | 
     | U280                        | A v -> Y v           | BUFX2   | 0.015 | 0.044 |   1.612 |    2.089 | 
     | U586                        | A v -> Y ^           | INVX1   | 0.067 | 0.060 |   1.672 |    2.149 | 
     |                             | reg_write_addr[13] ^ |         | 0.067 | 0.001 |   1.673 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.671
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.479 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.523 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.611 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.744 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.778 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.833 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.911 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.959 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.103 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.276 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.442 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.802 | 
     | U605                        | C ^ -> Y v           | AOI22X1 | 0.141 | 0.180 |   1.503 |    1.982 | 
     | FE_OFCC88_n436              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.566 |    2.044 | 
     | U290                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.611 |    2.090 | 
     | U606                        | A v -> Y ^           | INVX1   | 0.065 | 0.059 |   1.670 |    2.149 | 
     |                             | reg_write_addr[23] ^ |         | 0.065 | 0.001 |   1.671 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.671
= Slack Time                    0.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.479 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.523 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.612 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.745 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.778 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.834 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.912 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.960 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.104 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.276 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.443 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.802 | 
     | U613                        | C ^ -> Y v           | AOI22X1 | 0.140 | 0.163 |   1.486 |    1.965 | 
     | FE_OFCC84_n440              | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.550 |    2.029 | 
     | U294                        | A v -> Y v           | BUFX2   | 0.035 | 0.060 |   1.610 |    2.089 | 
     | U614                        | A v -> Y ^           | INVX1   | 0.056 | 0.060 |   1.670 |    2.149 | 
     |                             | reg_write_addr[27] ^ |         | 0.056 | 0.001 |   1.671 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.670
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.480 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.524 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.613 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.746 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.779 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.835 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.913 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.961 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.105 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.277 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.444 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.803 | 
     | U595                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.178 |   1.501 |    1.981 | 
     | FE_OFCC93_n431              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.563 |    2.043 | 
     | U285                        | A v -> Y v           | BUFX2   | 0.018 | 0.047 |   1.609 |    2.089 | 
     | U596                        | A v -> Y ^           | INVX1   | 0.064 | 0.059 |   1.669 |    2.149 | 
     |                             | reg_write_addr[18] ^ |         | 0.064 | 0.001 |   1.670 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.669
= Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.481 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.525 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.614 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.746 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.780 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.835 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.433 |    0.913 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    0.961 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.105 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.278 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.445 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.804 | 
     | U571                        | C ^ -> Y v          | AOI22X1 | 0.136 | 0.188 |   1.511 |    1.992 | 
     | FE_OFCC104_n419             | A v -> Y v          | BUFX2   | 0.029 | 0.059 |   1.571 |    2.051 | 
     | U453                        | A v -> Y v          | BUFX2   | 0.016 | 0.045 |   1.615 |    2.096 | 
     | U572                        | A v -> Y ^          | INVX1   | 0.055 | 0.053 |   1.668 |    2.149 | 
     |                             | reg_write_addr[6] ^ |         | 0.055 | 0.001 |   1.669 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.664
= Slack Time                    0.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.486 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.530 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.619 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.751 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.785 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.840 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.433 |    0.918 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.966 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.110 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.283 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.450 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.809 | 
     | U587                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.191 |   1.515 |    2.000 | 
     | FE_OFCC97_n427              | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.577 |    2.063 | 
     | U281                        | A v -> Y v           | BUFX2   | 0.011 | 0.041 |   1.618 |    2.104 | 
     | U588                        | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.663 |    2.149 | 
     |                             | reg_write_addr[14] ^ |         | 0.046 | 0.001 |   1.664 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.661
= Slack Time                    0.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.489 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.533 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.621 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.754 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.788 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.843 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.921 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.969 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.113 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.286 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.452 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.812 | 
     | U597                        | C ^ -> Y v           | AOI22X1 | 0.143 | 0.173 |   1.497 |    1.985 | 
     | FE_OFCC92_n432              | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.557 |    2.045 | 
     | U286                        | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.594 |    2.082 | 
     | U598                        | A v -> Y ^           | INVX1   | 0.081 | 0.066 |   1.660 |    2.149 | 
     |                             | reg_write_addr[19] ^ |         | 0.081 | 0.001 |   1.661 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.661
= Slack Time                    0.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.489 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.533 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.622 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.755 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.789 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.844 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.922 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.970 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.114 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.286 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.453 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.812 | 
     | U589                        | C ^ -> Y v           | AOI22X1 | 0.135 | 0.188 |   1.512 |    2.001 | 
     | FE_OFCC96_n428              | A v -> Y v           | BUFX2   | 0.032 | 0.064 |   1.575 |    2.064 | 
     | U282                        | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.616 |    2.105 | 
     | U590                        | A v -> Y ^           | INVX1   | 0.044 | 0.044 |   1.660 |    2.149 | 
     |                             | reg_write_addr[15] ^ |         | 0.044 | 0.001 |   1.661 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.657
= Slack Time                    0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.493 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.537 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.625 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.758 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.792 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.847 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.925 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.973 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.117 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.290 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.456 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.816 | 
     | U593                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.177 |   1.500 |    1.993 | 
     | FE_OFCC94_n430              | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.561 |    2.053 | 
     | U284                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.605 |    2.098 | 
     | U594                        | A v -> Y ^           | INVX1   | 0.053 | 0.051 |   1.657 |    2.149 | 
     |                             | reg_write_addr[17] ^ |         | 0.053 | 0.001 |   1.657 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.656
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.494 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.538 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.627 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.759 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.793 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.848 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.926 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.974 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.118 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.291 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.458 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.817 | 
     | U599                        | C ^ -> Y v           | AOI22X1 | 0.136 | 0.179 |   1.503 |    1.996 | 
     | FE_OFCC91_n433              | A v -> Y v           | BUFX2   | 0.030 | 0.061 |   1.564 |    2.057 | 
     | U287                        | A v -> Y v           | BUFX2   | 0.016 | 0.045 |   1.608 |    2.102 | 
     | U600                        | A v -> Y ^           | INVX1   | 0.046 | 0.047 |   1.656 |    2.149 | 
     |                             | reg_write_addr[20] ^ |         | 0.046 | 0.001 |   1.656 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.655
= Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.495 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.539 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.628 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.761 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.794 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.850 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.433 |    0.928 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.976 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.120 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.292 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.459 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.818 | 
     | U591                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.160 |   1.483 |    1.978 | 
     | FE_OFCC95_n429              | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.548 |    2.044 | 
     | U283                        | A v -> Y v           | BUFX2   | 0.007 | 0.039 |   1.587 |    2.082 | 
     | U592                        | A v -> Y ^           | INVX1   | 0.081 | 0.067 |   1.653 |    2.149 | 
     |                             | reg_write_addr[16] ^ |         | 0.081 | 0.001 |   1.655 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.653
= Slack Time                    0.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.497 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.541 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.630 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.762 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.796 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.851 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.929 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.977 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.121 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.294 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.461 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.820 | 
     | U617                        | C ^ -> Y v           | AOI22X1 | 0.142 | 0.172 |   1.495 |    1.992 | 
     | FE_OFCC82_n442              | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.559 |    2.056 | 
     | U296                        | A v -> Y v           | BUFX2   | 0.007 | 0.038 |   1.597 |    2.094 | 
     | U618                        | A v -> Y ^           | INVX1   | 0.063 | 0.055 |   1.652 |    2.149 | 
     |                             | reg_write_addr[29] ^ |         | 0.063 | 0.001 |   1.653 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.651
= Slack Time                    0.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.499 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.543 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.632 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.764 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.798 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.853 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.931 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.979 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.123 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.296 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.463 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.822 | 
     | U581                        | C ^ -> Y v           | AOI22X1 | 0.146 | 0.176 |   1.499 |    1.998 | 
     | FE_OFCC100_n424             | A v -> Y v           | BUFX2   | 0.032 | 0.063 |   1.562 |    2.060 | 
     | U278                        | A v -> Y v           | BUFX2   | 0.013 | 0.043 |   1.604 |    2.103 | 
     | U582                        | A v -> Y ^           | INVX1   | 0.046 | 0.046 |   1.650 |    2.149 | 
     |                             | reg_write_addr[11] ^ |         | 0.046 | 0.001 |   1.651 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.645
= Slack Time                    0.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.505 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.550 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.638 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.771 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.805 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.860 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.433 |    0.938 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.986 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.130 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.302 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.469 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.828 | 
     | U583                        | C ^ -> Y v           | AOI22X1 | 0.142 | 0.173 |   1.496 |    2.001 | 
     | FE_OFCC99_n425              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.558 |    2.063 | 
     | U279                        | A v -> Y v           | BUFX2   | 0.010 | 0.041 |   1.599 |    2.104 | 
     | U584                        | A v -> Y ^           | INVX1   | 0.046 | 0.045 |   1.644 |    2.149 | 
     |                             | reg_write_addr[12] ^ |         | 0.046 | 0.001 |   1.645 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.639
= Slack Time                    0.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.511 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.555 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.644 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.777 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.810 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.866 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.944 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.992 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.136 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.308 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.475 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.834 | 
     | U601                        | C ^ -> Y v           | AOI22X1 | 0.138 | 0.155 |   1.478 |    1.989 | 
     | FE_OFCC90_n434              | A v -> Y v           | BUFX2   | 0.029 | 0.059 |   1.537 |    2.048 | 
     | U288                        | A v -> Y v           | BUFX2   | 0.023 | 0.051 |   1.588 |    2.099 | 
     | U602                        | A v -> Y ^           | INVX1   | 0.047 | 0.050 |   1.638 |    2.149 | 
     |                             | reg_write_addr[21] ^ |         | 0.047 | 0.001 |   1.639 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22]         (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.637
= Slack Time                    0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                      |         |       |       |  Time   |   Time   | 
     |-----------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^         |         | 0.120 |       |   0.000 |    0.513 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v           | INVX8   | 0.066 | 0.044 |   0.044 |    0.557 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^           | INVX4   | 0.100 | 0.089 |   0.133 |    0.646 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v         | DFFSR   | 0.014 | 0.133 |   0.265 |    0.778 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v           | BUFX2   | 0.003 | 0.034 |   0.299 |    0.812 | 
     | U442                        | A v -> Y v           | BUFX2   | 0.033 | 0.055 |   0.355 |    0.868 | 
     | U441                        | A v -> Y ^           | INVX1   | 0.086 | 0.078 |   0.432 |    0.946 | 
     | U304                        | A ^ -> Y ^           | OR2X2   | 0.023 | 0.048 |   0.480 |    0.993 | 
     | U302                        | B ^ -> Y ^           | OR2X2   | 0.170 | 0.144 |   0.624 |    1.137 | 
     | U258                        | A ^ -> Y v           | INVX4   | 0.508 | 0.173 |   0.797 |    1.310 | 
     | U272                        | B v -> Y v           | OR2X2   | 0.131 | 0.167 |   0.964 |    1.477 | 
     | U273                        | A v -> Y ^           | INVX2   | 0.641 | 0.359 |   1.323 |    1.836 | 
     | U603                        | C ^ -> Y v           | AOI22X1 | 0.139 | 0.170 |   1.493 |    2.007 | 
     | FE_OFCC89_n435              | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.555 |    2.068 | 
     | U289                        | A v -> Y v           | BUFX2   | 0.006 | 0.037 |   1.593 |    2.106 | 
     | U604                        | A v -> Y ^           | INVX1   | 0.045 | 0.044 |   1.636 |    2.149 | 
     |                             | reg_write_addr[22] ^ |         | 0.045 | 0.001 |   1.637 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.564
= Slack Time                    0.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.586 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.631 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.719 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.852 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.886 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.941 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.432 |    1.019 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    1.067 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.211 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.383 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.550 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.909 | 
     | U385                        | A ^ -> Y ^          | AND2X2  | 0.222 | 0.095 |   1.418 |    2.004 | 
     | U384                        | A ^ -> Y v          | INVX1   | 0.016 | 0.086 |   1.503 |    2.090 | 
     | U564                        | B v -> Y ^          | NAND2X1 | 0.102 | 0.059 |   1.563 |    2.149 | 
     |                             | reg_write_addr[3] ^ |         | 0.102 | 0.001 |   1.564 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.555
= Slack Time                    0.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.595 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.640 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.728 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR   | 0.014 | 0.133 |   0.265 |    0.861 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2   | 0.003 | 0.034 |   0.299 |    0.895 | 
     | U442                        | A v -> Y v          | BUFX2   | 0.033 | 0.055 |   0.355 |    0.950 | 
     | U441                        | A v -> Y ^          | INVX1   | 0.086 | 0.078 |   0.432 |    1.028 | 
     | U304                        | A ^ -> Y ^          | OR2X2   | 0.023 | 0.048 |   0.480 |    1.076 | 
     | U302                        | B ^ -> Y ^          | OR2X2   | 0.170 | 0.144 |   0.624 |    1.220 | 
     | U258                        | A ^ -> Y v          | INVX4   | 0.508 | 0.173 |   0.797 |    1.392 | 
     | U272                        | B v -> Y v          | OR2X2   | 0.131 | 0.167 |   0.964 |    1.559 | 
     | U273                        | A v -> Y ^          | INVX2   | 0.641 | 0.359 |   1.323 |    1.918 | 
     | U457                        | A ^ -> Y ^          | AND2X2  | 0.222 | 0.097 |   1.420 |    2.016 | 
     | U458                        | A ^ -> Y v          | INVX1   | 0.005 | 0.079 |   1.499 |    2.094 | 
     | U568                        | B v -> Y ^          | NAND2X1 | 0.102 | 0.055 |   1.554 |    2.149 | 
     |                             | reg_write_addr[4] ^ |         | 0.102 | 0.001 |   1.555 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7]          (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.500
= Slack Time                    0.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                     |         |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |         | 0.120 |       |   0.000 |    0.650 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8   | 0.066 | 0.044 |   0.044 |    0.694 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4   | 0.100 | 0.089 |   0.133 |    0.783 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q ^        | DFFSR   | 0.016 | 0.136 |   0.269 |    0.918 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A ^ -> Y ^          | BUFX2   | 0.007 | 0.033 |   0.302 |    0.952 | 
     | U442                        | A ^ -> Y ^          | BUFX2   | 0.061 | 0.069 |   0.371 |    1.021 | 
     | U441                        | A ^ -> Y v          | INVX1   | 0.071 | 0.073 |   0.445 |    1.094 | 
     | U304                        | A v -> Y v          | OR2X2   | 0.018 | 0.050 |   0.494 |    1.144 | 
     | U302                        | B v -> Y v          | OR2X2   | 0.102 | 0.115 |   0.609 |    1.259 | 
     | U258                        | A v -> Y ^          | INVX4   | 0.649 | 0.263 |   0.872 |    1.522 | 
     | U272                        | B ^ -> Y ^          | OR2X2   | 0.154 | 0.116 |   0.989 |    1.638 | 
     | U273                        | A ^ -> Y v          | INVX2   | 0.473 | 0.238 |   1.226 |    1.876 | 
     | U381                        | B v -> Y v          | AND2X2  | 0.023 | 0.216 |   1.442 |    2.092 | 
     | U380                        | A v -> Y ^          | INVX1   | 0.002 | 0.021 |   1.464 |    2.113 | 
     | U574                        | C ^ -> Y v          | OAI21X1 | 0.054 | 0.036 |   1.499 |    2.149 | 
     |                             | reg_write_addr[7] v |         | 0.054 | 0.001 |   1.500 |    2.150 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.428
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    0.722 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.066 | 0.044 |   0.044 |    0.766 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.100 | 0.089 |   0.133 |    0.854 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.133 |   0.265 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.299 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.355 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.432 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.480 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.624 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.797 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.964 |    1.685 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.323 |    2.045 | 
     | U566                        | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.428 |    2.149 | 
     |                             | reg_write_addr[1] ^ |        | 0.240 | 0.001 |   1.428 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.428
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    0.722 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.066 | 0.044 |   0.044 |    0.766 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.100 | 0.089 |   0.133 |    0.854 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.133 |   0.265 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.299 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.355 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.432 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.480 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.624 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.797 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.964 |    1.686 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.323 |    2.045 | 
     | U565                        | A ^ -> Y ^          | AND2X2 | 0.240 | 0.105 |   1.428 |    2.149 | 
     |                             | reg_write_addr[0] ^ |        | 0.240 | 0.001 |   1.428 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2]          (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.428
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |          Instance           |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                     |        |       |       |  Time   |   Time   | 
     |-----------------------------+---------------------+--------+-------+-------+---------+----------| 
     |                             | \clks.clk  ^        |        | 0.120 |       |   0.000 |    0.722 | 
     | FECTS_clks_clk___L1_I0      | A ^ -> Y v          | INVX8  | 0.066 | 0.044 |   0.044 |    0.766 | 
     | FECTS_clks_clk___L2_I0      | A v -> Y ^          | INVX4  | 0.100 | 0.089 |   0.133 |    0.855 | 
     | \w_dch_cur_state_reg[1]     | CLK ^ -> Q v        | DFFSR  | 0.014 | 0.133 |   0.265 |    0.987 | 
     | FE_OFCC9_w_dch_cur_state_1_ | A v -> Y v          | BUFX2  | 0.003 | 0.034 |   0.299 |    1.021 | 
     | U442                        | A v -> Y v          | BUFX2  | 0.033 | 0.055 |   0.355 |    1.076 | 
     | U441                        | A v -> Y ^          | INVX1  | 0.086 | 0.078 |   0.432 |    1.154 | 
     | U304                        | A ^ -> Y ^          | OR2X2  | 0.023 | 0.048 |   0.480 |    1.202 | 
     | U302                        | B ^ -> Y ^          | OR2X2  | 0.170 | 0.144 |   0.624 |    1.346 | 
     | U258                        | A ^ -> Y v          | INVX4  | 0.508 | 0.173 |   0.797 |    1.519 | 
     | U272                        | B v -> Y v          | OR2X2  | 0.131 | 0.167 |   0.964 |    1.686 | 
     | U273                        | A v -> Y ^          | INVX2  | 0.641 | 0.359 |   1.323 |    2.045 | 
     | U567                        | A ^ -> Y ^          | AND2X2 | 0.241 | 0.105 |   1.428 |    2.149 | 
     |                             | reg_write_addr[2] ^ |        | 0.241 | 0.001 |   1.428 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \w_rspch.BVALID                   (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.011
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^       |         | 0.120 |       |   0.000 |    1.139 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v         | INVX8   | 0.066 | 0.044 |   0.044 |    1.183 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^         | INVX4   | 0.084 | 0.074 |   0.118 |    1.257 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^ -> Q v       | DFFSR   | 0.024 | 0.140 |   0.259 |    1.398 | 
     | FE_OFCC43_wchrsp_fifo_n2       | A v -> Y v         | BUFX2   | 0.007 | 0.038 |   0.297 |    1.436 | 
     | U446                           | A v -> Y v         | BUFX2   | 0.040 | 0.061 |   0.357 |    1.496 | 
     | U314                           | B v -> Y v         | OR2X2   | 0.024 | 0.063 |   0.420 |    1.559 | 
     | U313                           | A v -> Y ^         | INVX1   | 0.478 | 0.013 |   0.434 |    1.573 | 
     | U233                           | B ^ -> Y ^         | AND2X2  | 0.079 | 0.019 |   0.453 |    1.592 | 
     | U462                           | A ^ -> Y v         | INVX1   | 0.042 | 0.058 |   0.512 |    1.651 | 
     | U515                           | C v -> Y ^         | NOR3X1  | 0.358 | 0.239 |   0.751 |    1.890 | 
     | U517                           | B ^ -> Y v         | AOI21X1 | 0.094 | 0.130 |   0.881 |    2.020 | 
     | FE_OFCC67_n534                 | A v -> Y v         | BUFX4   | 0.042 | 0.070 |   0.951 |    2.090 | 
     | U404                           | A v -> Y v         | BUFX2   | 0.031 | 0.060 |   1.010 |    2.149 | 
     |                                | \w_rspch.BVALID  v |         | 0.031 | 0.001 |   1.011 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   wr_en          (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.572
= Slack Time                    1.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |              |        |       |       |  Time   |   Time   | 
     |------------------------+--------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.578 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8  | 0.066 | 0.044 |   0.044 |    1.622 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^   | INVX4  | 0.095 | 0.089 |   0.133 |    1.711 | 
     | wready_d_reg           | CLK ^ -> Q ^ | DFFSR  | 0.047 | 0.153 |   0.286 |    1.864 | 
     | FE_OFCC38_n538         | A ^ -> Y ^   | BUFX2  | 0.043 | 0.057 |   0.344 |    1.921 | 
     | U403                   | A ^ -> Y ^   | BUFX2  | 0.060 | 0.070 |   0.413 |    1.991 | 
     | U511                   | B ^ -> Y ^   | AND2X2 | 0.192 | 0.146 |   0.560 |    2.137 | 
     |                        | wr_en ^      |        | 0.192 | 0.013 |   0.572 |    2.150 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.572
= Slack Time                    1.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |        Instance        |            Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                            |        |       |       |  Time   |   Time   | 
     |------------------------+----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^               |        | 0.120 |       |   0.000 |    1.578 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                 | INVX8  | 0.066 | 0.044 |   0.044 |    1.622 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^                 | INVX4  | 0.095 | 0.089 |   0.133 |    1.711 | 
     | wready_d_reg           | CLK ^ -> Q ^               | DFFSR  | 0.047 | 0.153 |   0.286 |    1.864 | 
     | FE_OFCC38_n538         | A ^ -> Y ^                 | BUFX2  | 0.043 | 0.057 |   0.344 |    1.921 | 
     | U403                   | A ^ -> Y ^                 | BUFX2  | 0.060 | 0.070 |   0.413 |    1.991 | 
     | U511                   | B ^ -> Y ^                 | AND2X2 | 0.192 | 0.146 |   0.560 |    2.137 | 
     |                        | \memif_swchrsp.f0_write  ^ |        | 0.192 | 0.013 |   0.572 |    2.150 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_write  (^) checked with  leading edge of 'clk'
Beginpoint: awready_d_reg/Q           (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.462
= Slack Time                    1.688
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |        Instance        |             Arc             |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                             |        |       |       |  Time   |   Time   | 
     |------------------------+-----------------------------+--------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^                |        | 0.120 |       |   0.000 |    1.688 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v                  | INVX8  | 0.066 | 0.044 |   0.044 |    1.732 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^                  | INVX4  | 0.100 | 0.089 |   0.133 |    1.821 | 
     | awready_d_reg          | CLK ^ -> Q ^                | DFFSR  | 0.019 | 0.137 |   0.270 |    1.958 | 
     | FE_OFCC2_n537          | A ^ -> Y ^                  | BUFX2  | 0.022 | 0.043 |   0.313 |    2.001 | 
     | U463                   | A ^ -> Y ^                  | BUFX2  | 0.051 | 0.063 |   0.376 |    2.064 | 
     | U259                   | B ^ -> Y ^                  | AND2X2 | 0.088 | 0.085 |   0.460 |    2.148 | 
     |                        | \memif_swchaddr.f0_write  ^ |        | 0.088 | 0.002 |   0.462 |    2.150 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.438
= Slack Time                    1.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.713 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.757 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^                     | INVX4 | 0.102 | 0.089 |   0.133 |    1.845 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.020 | 0.139 |   0.272 |    1.985 | 
     | FE_OFCC62_n545             | A ^ -> Y ^                     | BUFX2 | 0.036 | 0.053 |   0.325 |    2.037 | 
     | U473                       | A ^ -> Y ^                     | BUFX2 | 0.119 | 0.108 |   0.433 |    2.146 | 
     |                            | \memif_swchaddr.f0_raddr [3] ^ |       | 0.119 | 0.004 |   0.438 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [1]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.436
= Slack Time                    1.714
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.714 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.066 | 0.044 |   0.044 |    1.758 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.095 | 0.089 |   0.133 |    1.847 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR | 0.055 | 0.158 |   0.291 |    2.005 | 
     | FE_OFCC50_n557            | A ^ -> Y ^                    | BUFX2 | 0.039 | 0.055 |   0.346 |    2.060 | 
     | U461                      | A ^ -> Y ^                    | BUFX2 | 0.088 | 0.087 |   0.433 |    2.147 | 
     |                           | \memif_swchrsp.f0_raddr [1] ^ |       | 0.088 | 0.003 |   0.436 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [0]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.421
= Slack Time                    1.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.729 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.773 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.095 | 0.089 |   0.133 |    1.862 | 
     | \wchaddr_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR | 0.026 | 0.139 |   0.272 |    2.001 | 
     | FE_OFCC59_n548             | A ^ -> Y ^                     | BUFX2 | 0.070 | 0.075 |   0.347 |    2.076 | 
     | U414                       | A ^ -> Y ^                     | BUFX2 | 0.063 | 0.073 |   0.420 |    2.149 | 
     |                            | \memif_swchaddr.f0_raddr [0] ^ |       | 0.063 | 0.001 |   0.421 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.420
= Slack Time                    1.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.730 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.774 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.095 | 0.089 |   0.133 |    1.863 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.021 | 0.135 |   0.268 |    1.998 | 
     | FE_OFCC61_n546             | A ^ -> Y ^                     | BUFX2 | 0.034 | 0.051 |   0.320 |    2.049 | 
     | U470                       | A ^ -> Y ^                     | BUFX2 | 0.103 | 0.097 |   0.417 |    2.147 | 
     |                            | \memif_swchaddr.f0_raddr [2] ^ |       | 0.103 | 0.003 |   0.420 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.415
= Slack Time                    1.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.735 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.779 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^                     | INVX4 | 0.095 | 0.089 |   0.133 |    1.868 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR | 0.031 | 0.142 |   0.275 |    2.010 | 
     | FE_OFCC60_n547             | A ^ -> Y ^                     | BUFX2 | 0.049 | 0.061 |   0.336 |    2.071 | 
     | U394                       | A ^ -> Y ^                     | BUFX2 | 0.071 | 0.077 |   0.413 |    2.148 | 
     |                            | \memif_swchaddr.f0_raddr [1] ^ |       | 0.071 | 0.002 |   0.415 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \w_dch.WREADY  (^) checked with  leading edge of 'clk'
Beginpoint: wready_d_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.415
= Slack Time                    1.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |       Arc        |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |                  |       |       |       |  Time   |   Time   | 
     |------------------------+------------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^     |       | 0.120 |       |   0.000 |    1.735 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v       | INVX8 | 0.066 | 0.044 |   0.044 |    1.780 | 
     | FECTS_clks_clk___L2_I4 | A v -> Y ^       | INVX4 | 0.095 | 0.089 |   0.133 |    1.868 | 
     | wready_d_reg           | CLK ^ -> Q ^     | DFFSR | 0.047 | 0.153 |   0.286 |    2.022 | 
     | FE_OFCC38_n538         | A ^ -> Y ^       | BUFX2 | 0.043 | 0.057 |   0.344 |    2.079 | 
     | U403                   | A ^ -> Y ^       | BUFX2 | 0.060 | 0.070 |   0.413 |    2.149 | 
     |                        | \w_dch.WREADY  ^ |       | 0.060 | 0.001 |   0.415 |    2.150 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.413
= Slack Time                    1.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.737 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.781 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.094 | 0.080 |   0.124 |    1.861 | 
     | \wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR | 0.028 | 0.145 |   0.269 |    2.006 | 
     | FE_OFCC56_n541             | A ^ -> Y ^                     | BUFX2 | 0.011 | 0.036 |   0.306 |    2.042 | 
     | U476                       | A ^ -> Y ^                     | BUFX2 | 0.119 | 0.102 |   0.408 |    2.145 | 
     |                            | \memif_swchaddr.f0_waddr [2] ^ |       | 0.119 | 0.005 |   0.413 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [0]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.412
= Slack Time                    1.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.738 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.066 | 0.044 |   0.044 |    1.782 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.095 | 0.089 |   0.133 |    1.871 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR | 0.018 | 0.133 |   0.266 |    2.005 | 
     | FE_OFCC49_n558            | A ^ -> Y ^                    | BUFX2 | 0.010 | 0.035 |   0.302 |    2.040 | 
     | U478                      | A ^ -> Y ^                    | BUFX2 | 0.117 | 0.106 |   0.408 |    2.146 | 
     |                           | \memif_swchrsp.f0_raddr [0] ^ |       | 0.117 | 0.004 |   0.412 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.408
= Slack Time                    1.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.742 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.066 | 0.044 |   0.044 |    1.786 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.095 | 0.089 |   0.133 |    1.875 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.015 | 0.132 |   0.265 |    2.007 | 
     | FE_OFCC47_n550            | A ^ -> Y ^                    | BUFX2 | 0.009 | 0.035 |   0.300 |    2.042 | 
     | U471                      | A ^ -> Y ^                    | BUFX2 | 0.115 | 0.104 |   0.404 |    2.146 | 
     |                           | \memif_swchrsp.f0_waddr [3] ^ |       | 0.115 | 0.004 |   0.408 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [3]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.403
= Slack Time                    1.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.747 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.792 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.094 | 0.080 |   0.124 |    1.872 | 
     | \wchaddr_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR | 0.018 | 0.139 |   0.263 |    2.011 | 
     | FE_OFCC57_n540             | A ^ -> Y ^                     | BUFX2 | 0.009 | 0.035 |   0.298 |    2.046 | 
     | U472                       | A ^ -> Y ^                     | BUFX2 | 0.110 | 0.101 |   0.399 |    2.147 | 
     |                            | \memif_swchaddr.f0_waddr [3] ^ |       | 0.110 | 0.004 |   0.403 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/w_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.400
= Slack Time                    1.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.750 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.794 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.094 | 0.080 |   0.124 |    1.875 | 
     | \wchaddr_fifo/w_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.016 | 0.138 |   0.263 |    2.013 | 
     | FE_OFCC58_n539             | A ^ -> Y ^                     | BUFX2 | 0.008 | 0.034 |   0.297 |    2.047 | 
     | U468                       | A ^ -> Y ^                     | BUFX2 | 0.108 | 0.099 |   0.396 |    2.146 | 
     |                            | \memif_swchaddr.f0_waddr [4] ^ |       | 0.108 | 0.004 |   0.400 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [4]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/w_ptr_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.398
= Slack Time                    1.752
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.752 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.066 | 0.044 |   0.044 |    1.796 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^                    | INVX4 | 0.095 | 0.089 |   0.133 |    1.885 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR | 0.016 | 0.133 |   0.266 |    2.018 | 
     | FE_OFCC48_n549            | A ^ -> Y ^                    | BUFX2 | 0.011 | 0.036 |   0.302 |    2.054 | 
     | U466                      | A ^ -> Y ^                    | BUFX2 | 0.098 | 0.093 |   0.395 |    2.147 | 
     |                           | \memif_swchrsp.f0_waddr [4] ^ |       | 0.098 | 0.003 |   0.398 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [4]  (^) checked with  leading edge of 
'clk'
Beginpoint: \wchaddr_fifo/r_ptr_reg[4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.396
= Slack Time                    1.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc               |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |                                |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------------------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^                   |       | 0.120 |       |   0.000 |    1.754 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v                     | INVX8 | 0.066 | 0.044 |   0.044 |    1.799 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^                     | INVX4 | 0.094 | 0.080 |   0.124 |    1.879 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                   | DFFSR | 0.016 | 0.138 |   0.263 |    2.017 | 
     | FE_OFCC63_n544             | A ^ -> Y ^                     | BUFX2 | 0.015 | 0.039 |   0.301 |    2.055 | 
     | U469                       | A ^ -> Y ^                     | BUFX2 | 0.097 | 0.092 |   0.393 |    2.148 | 
     |                            | \memif_swchaddr.f0_raddr [4] ^ |       | 0.097 | 0.002 |   0.396 |    2.150 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [3]  (^) checked with  leading edge of 'clk'
Beginpoint: \wchrsp_fifo/r_ptr_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  0.395
= Slack Time                    1.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |                               |       |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^                  |       | 0.120 |       |   0.000 |    1.755 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v                    | INVX8 | 0.066 | 0.044 |   0.044 |    1.799 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^                    | INVX4 | 0.094 | 0.080 |   0.124 |    1.879 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR | 0.015 | 0.138 |   0.262 |    2.016 | 
     | FE_OFCC52_n555            | A ^ -> Y ^                    | BUFX2 | 0.007 | 0.034 |   0.296 |    2.050 | 
     | U427                      | A ^ -> Y ^                    | BUFX2 | 0.103 | 0.096 |   0.392 |    2.146 | 
     |                           | \memif_swchrsp.f0_raddr [3] ^ |       | 0.103 | 0.004 |   0.395 |    2.150 | 
     +--------------------------------------------------------------------------------------------------------+ 

