
EXTI_GI_interrupt_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000480  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000006  00800060  00800060  000004f4  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 7c 00 	jmp	0xf8	; 0xf8 <__vector_1>
   8:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__vector_2>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a6 36       	cpi	r26, 0x66	; 102
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 34 02 	call	0x468	; 0x468 <main>
  74:	0c 94 3e 02 	jmp	0x47c	; 0x47c <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <EXTI_enable>:
  7c:	81 30       	cpi	r24, 0x01	; 1
  7e:	69 f0       	breq	.+26     	; 0x9a <EXTI_enable+0x1e>
  80:	81 30       	cpi	r24, 0x01	; 1
  82:	18 f0       	brcs	.+6      	; 0x8a <EXTI_enable+0xe>
  84:	82 30       	cpi	r24, 0x02	; 2
  86:	c1 f4       	brne	.+48     	; 0xb8 <EXTI_enable+0x3c>
  88:	10 c0       	rjmp	.+32     	; 0xaa <EXTI_enable+0x2e>
  8a:	8b b7       	in	r24, 0x3b	; 59
  8c:	80 64       	ori	r24, 0x40	; 64
  8e:	8b bf       	out	0x3b, r24	; 59
  90:	50 93 61 00 	sts	0x0061, r21
  94:	40 93 60 00 	sts	0x0060, r20
  98:	08 95       	ret
  9a:	8b b7       	in	r24, 0x3b	; 59
  9c:	80 68       	ori	r24, 0x80	; 128
  9e:	8b bf       	out	0x3b, r24	; 59
  a0:	50 93 63 00 	sts	0x0063, r21
  a4:	40 93 62 00 	sts	0x0062, r20
  a8:	08 95       	ret
  aa:	8b b7       	in	r24, 0x3b	; 59
  ac:	80 62       	ori	r24, 0x20	; 32
  ae:	8b bf       	out	0x3b, r24	; 59
  b0:	50 93 65 00 	sts	0x0065, r21
  b4:	40 93 64 00 	sts	0x0064, r20
  b8:	08 95       	ret

000000ba <EXTI_disable>:
  ba:	81 30       	cpi	r24, 0x01	; 1
  bc:	69 f0       	breq	.+26     	; 0xd8 <EXTI_disable+0x1e>
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	18 f0       	brcs	.+6      	; 0xc8 <EXTI_disable+0xe>
  c2:	82 30       	cpi	r24, 0x02	; 2
  c4:	c1 f4       	brne	.+48     	; 0xf6 <EXTI_disable+0x3c>
  c6:	10 c0       	rjmp	.+32     	; 0xe8 <EXTI_disable+0x2e>
  c8:	8b b7       	in	r24, 0x3b	; 59
  ca:	8f 7b       	andi	r24, 0xBF	; 191
  cc:	8b bf       	out	0x3b, r24	; 59
  ce:	10 92 61 00 	sts	0x0061, r1
  d2:	10 92 60 00 	sts	0x0060, r1
  d6:	08 95       	ret
  d8:	8b b7       	in	r24, 0x3b	; 59
  da:	8f 77       	andi	r24, 0x7F	; 127
  dc:	8b bf       	out	0x3b, r24	; 59
  de:	10 92 63 00 	sts	0x0063, r1
  e2:	10 92 62 00 	sts	0x0062, r1
  e6:	08 95       	ret
  e8:	8b b7       	in	r24, 0x3b	; 59
  ea:	8f 7d       	andi	r24, 0xDF	; 223
  ec:	8b bf       	out	0x3b, r24	; 59
  ee:	10 92 65 00 	sts	0x0065, r1
  f2:	10 92 64 00 	sts	0x0064, r1
  f6:	08 95       	ret

000000f8 <__vector_1>:
  f8:	1f 92       	push	r1
  fa:	0f 92       	push	r0
  fc:	0f b6       	in	r0, 0x3f	; 63
  fe:	0f 92       	push	r0
 100:	11 24       	eor	r1, r1
 102:	2f 93       	push	r18
 104:	3f 93       	push	r19
 106:	4f 93       	push	r20
 108:	5f 93       	push	r21
 10a:	6f 93       	push	r22
 10c:	7f 93       	push	r23
 10e:	8f 93       	push	r24
 110:	9f 93       	push	r25
 112:	af 93       	push	r26
 114:	bf 93       	push	r27
 116:	ef 93       	push	r30
 118:	ff 93       	push	r31
 11a:	e0 91 60 00 	lds	r30, 0x0060
 11e:	f0 91 61 00 	lds	r31, 0x0061
 122:	30 97       	sbiw	r30, 0x00	; 0
 124:	09 f0       	breq	.+2      	; 0x128 <__vector_1+0x30>
 126:	09 95       	icall
 128:	ff 91       	pop	r31
 12a:	ef 91       	pop	r30
 12c:	bf 91       	pop	r27
 12e:	af 91       	pop	r26
 130:	9f 91       	pop	r25
 132:	8f 91       	pop	r24
 134:	7f 91       	pop	r23
 136:	6f 91       	pop	r22
 138:	5f 91       	pop	r21
 13a:	4f 91       	pop	r20
 13c:	3f 91       	pop	r19
 13e:	2f 91       	pop	r18
 140:	0f 90       	pop	r0
 142:	0f be       	out	0x3f, r0	; 63
 144:	0f 90       	pop	r0
 146:	1f 90       	pop	r1
 148:	18 95       	reti

0000014a <__vector_2>:
 14a:	1f 92       	push	r1
 14c:	0f 92       	push	r0
 14e:	0f b6       	in	r0, 0x3f	; 63
 150:	0f 92       	push	r0
 152:	11 24       	eor	r1, r1
 154:	2f 93       	push	r18
 156:	3f 93       	push	r19
 158:	4f 93       	push	r20
 15a:	5f 93       	push	r21
 15c:	6f 93       	push	r22
 15e:	7f 93       	push	r23
 160:	8f 93       	push	r24
 162:	9f 93       	push	r25
 164:	af 93       	push	r26
 166:	bf 93       	push	r27
 168:	ef 93       	push	r30
 16a:	ff 93       	push	r31
 16c:	e0 91 62 00 	lds	r30, 0x0062
 170:	f0 91 63 00 	lds	r31, 0x0063
 174:	30 97       	sbiw	r30, 0x00	; 0
 176:	09 f0       	breq	.+2      	; 0x17a <__vector_2+0x30>
 178:	09 95       	icall
 17a:	ff 91       	pop	r31
 17c:	ef 91       	pop	r30
 17e:	bf 91       	pop	r27
 180:	af 91       	pop	r26
 182:	9f 91       	pop	r25
 184:	8f 91       	pop	r24
 186:	7f 91       	pop	r23
 188:	6f 91       	pop	r22
 18a:	5f 91       	pop	r21
 18c:	4f 91       	pop	r20
 18e:	3f 91       	pop	r19
 190:	2f 91       	pop	r18
 192:	0f 90       	pop	r0
 194:	0f be       	out	0x3f, r0	; 63
 196:	0f 90       	pop	r0
 198:	1f 90       	pop	r1
 19a:	18 95       	reti

0000019c <DIO_set_pin_direction>:
 19c:	81 30       	cpi	r24, 0x01	; 1
 19e:	09 f1       	breq	.+66     	; 0x1e2 <DIO_set_pin_direction+0x46>
 1a0:	81 30       	cpi	r24, 0x01	; 1
 1a2:	30 f0       	brcs	.+12     	; 0x1b0 <DIO_set_pin_direction+0x14>
 1a4:	82 30       	cpi	r24, 0x02	; 2
 1a6:	b1 f1       	breq	.+108    	; 0x214 <DIO_set_pin_direction+0x78>
 1a8:	83 30       	cpi	r24, 0x03	; 3
 1aa:	09 f0       	breq	.+2      	; 0x1ae <DIO_set_pin_direction+0x12>
 1ac:	64 c0       	rjmp	.+200    	; 0x276 <DIO_set_pin_direction+0xda>
 1ae:	4b c0       	rjmp	.+150    	; 0x246 <DIO_set_pin_direction+0xaa>
 1b0:	44 23       	and	r20, r20
 1b2:	59 f0       	breq	.+22     	; 0x1ca <DIO_set_pin_direction+0x2e>
 1b4:	2a b3       	in	r18, 0x1a	; 26
 1b6:	81 e0       	ldi	r24, 0x01	; 1
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <DIO_set_pin_direction+0x24>
 1bc:	88 0f       	add	r24, r24
 1be:	99 1f       	adc	r25, r25
 1c0:	6a 95       	dec	r22
 1c2:	e2 f7       	brpl	.-8      	; 0x1bc <DIO_set_pin_direction+0x20>
 1c4:	28 2b       	or	r18, r24
 1c6:	2a bb       	out	0x1a, r18	; 26
 1c8:	08 95       	ret
 1ca:	2a b3       	in	r18, 0x1a	; 26
 1cc:	81 e0       	ldi	r24, 0x01	; 1
 1ce:	90 e0       	ldi	r25, 0x00	; 0
 1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <DIO_set_pin_direction+0x3a>
 1d2:	88 0f       	add	r24, r24
 1d4:	99 1f       	adc	r25, r25
 1d6:	6a 95       	dec	r22
 1d8:	e2 f7       	brpl	.-8      	; 0x1d2 <DIO_set_pin_direction+0x36>
 1da:	80 95       	com	r24
 1dc:	82 23       	and	r24, r18
 1de:	8a bb       	out	0x1a, r24	; 26
 1e0:	08 95       	ret
 1e2:	44 23       	and	r20, r20
 1e4:	59 f0       	breq	.+22     	; 0x1fc <DIO_set_pin_direction+0x60>
 1e6:	27 b3       	in	r18, 0x17	; 23
 1e8:	81 e0       	ldi	r24, 0x01	; 1
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <DIO_set_pin_direction+0x56>
 1ee:	88 0f       	add	r24, r24
 1f0:	99 1f       	adc	r25, r25
 1f2:	6a 95       	dec	r22
 1f4:	e2 f7       	brpl	.-8      	; 0x1ee <DIO_set_pin_direction+0x52>
 1f6:	28 2b       	or	r18, r24
 1f8:	27 bb       	out	0x17, r18	; 23
 1fa:	08 95       	ret
 1fc:	27 b3       	in	r18, 0x17	; 23
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_set_pin_direction+0x6c>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_set_pin_direction+0x68>
 20c:	80 95       	com	r24
 20e:	82 23       	and	r24, r18
 210:	87 bb       	out	0x17, r24	; 23
 212:	08 95       	ret
 214:	44 23       	and	r20, r20
 216:	59 f0       	breq	.+22     	; 0x22e <DIO_set_pin_direction+0x92>
 218:	24 b3       	in	r18, 0x14	; 20
 21a:	81 e0       	ldi	r24, 0x01	; 1
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	02 c0       	rjmp	.+4      	; 0x224 <DIO_set_pin_direction+0x88>
 220:	88 0f       	add	r24, r24
 222:	99 1f       	adc	r25, r25
 224:	6a 95       	dec	r22
 226:	e2 f7       	brpl	.-8      	; 0x220 <DIO_set_pin_direction+0x84>
 228:	28 2b       	or	r18, r24
 22a:	24 bb       	out	0x14, r18	; 20
 22c:	08 95       	ret
 22e:	24 b3       	in	r18, 0x14	; 20
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_set_pin_direction+0x9e>
 236:	88 0f       	add	r24, r24
 238:	99 1f       	adc	r25, r25
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_set_pin_direction+0x9a>
 23e:	80 95       	com	r24
 240:	82 23       	and	r24, r18
 242:	84 bb       	out	0x14, r24	; 20
 244:	08 95       	ret
 246:	44 23       	and	r20, r20
 248:	59 f0       	breq	.+22     	; 0x260 <DIO_set_pin_direction+0xc4>
 24a:	21 b3       	in	r18, 0x11	; 17
 24c:	81 e0       	ldi	r24, 0x01	; 1
 24e:	90 e0       	ldi	r25, 0x00	; 0
 250:	02 c0       	rjmp	.+4      	; 0x256 <DIO_set_pin_direction+0xba>
 252:	88 0f       	add	r24, r24
 254:	99 1f       	adc	r25, r25
 256:	6a 95       	dec	r22
 258:	e2 f7       	brpl	.-8      	; 0x252 <DIO_set_pin_direction+0xb6>
 25a:	28 2b       	or	r18, r24
 25c:	21 bb       	out	0x11, r18	; 17
 25e:	08 95       	ret
 260:	21 b3       	in	r18, 0x11	; 17
 262:	81 e0       	ldi	r24, 0x01	; 1
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	02 c0       	rjmp	.+4      	; 0x26c <DIO_set_pin_direction+0xd0>
 268:	88 0f       	add	r24, r24
 26a:	99 1f       	adc	r25, r25
 26c:	6a 95       	dec	r22
 26e:	e2 f7       	brpl	.-8      	; 0x268 <DIO_set_pin_direction+0xcc>
 270:	80 95       	com	r24
 272:	82 23       	and	r24, r18
 274:	81 bb       	out	0x11, r24	; 17
 276:	08 95       	ret

00000278 <DIO_read_pin_value>:
 278:	81 30       	cpi	r24, 0x01	; 1
 27a:	51 f0       	breq	.+20     	; 0x290 <DIO_read_pin_value+0x18>
 27c:	81 30       	cpi	r24, 0x01	; 1
 27e:	30 f0       	brcs	.+12     	; 0x28c <DIO_read_pin_value+0x14>
 280:	82 30       	cpi	r24, 0x02	; 2
 282:	41 f0       	breq	.+16     	; 0x294 <DIO_read_pin_value+0x1c>
 284:	83 30       	cpi	r24, 0x03	; 3
 286:	79 f0       	breq	.+30     	; 0x2a6 <DIO_read_pin_value+0x2e>
 288:	80 e0       	ldi	r24, 0x00	; 0
 28a:	08 95       	ret
 28c:	89 b3       	in	r24, 0x19	; 25
 28e:	03 c0       	rjmp	.+6      	; 0x296 <DIO_read_pin_value+0x1e>
 290:	86 b3       	in	r24, 0x16	; 22
 292:	01 c0       	rjmp	.+2      	; 0x296 <DIO_read_pin_value+0x1e>
 294:	83 b3       	in	r24, 0x13	; 19
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	02 c0       	rjmp	.+4      	; 0x29e <DIO_read_pin_value+0x26>
 29a:	95 95       	asr	r25
 29c:	87 95       	ror	r24
 29e:	6a 95       	dec	r22
 2a0:	e2 f7       	brpl	.-8      	; 0x29a <DIO_read_pin_value+0x22>
 2a2:	81 70       	andi	r24, 0x01	; 1
 2a4:	08 95       	ret
 2a6:	80 b3       	in	r24, 0x10	; 16
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	02 c0       	rjmp	.+4      	; 0x2b0 <DIO_read_pin_value+0x38>
 2ac:	95 95       	asr	r25
 2ae:	87 95       	ror	r24
 2b0:	6a 95       	dec	r22
 2b2:	e2 f7       	brpl	.-8      	; 0x2ac <DIO_read_pin_value+0x34>
 2b4:	81 70       	andi	r24, 0x01	; 1
 2b6:	08 95       	ret

000002b8 <DIO_write_pin_value>:
 2b8:	81 30       	cpi	r24, 0x01	; 1
 2ba:	09 f1       	breq	.+66     	; 0x2fe <DIO_write_pin_value+0x46>
 2bc:	81 30       	cpi	r24, 0x01	; 1
 2be:	30 f0       	brcs	.+12     	; 0x2cc <DIO_write_pin_value+0x14>
 2c0:	82 30       	cpi	r24, 0x02	; 2
 2c2:	b1 f1       	breq	.+108    	; 0x330 <DIO_write_pin_value+0x78>
 2c4:	83 30       	cpi	r24, 0x03	; 3
 2c6:	09 f0       	breq	.+2      	; 0x2ca <DIO_write_pin_value+0x12>
 2c8:	64 c0       	rjmp	.+200    	; 0x392 <DIO_write_pin_value+0xda>
 2ca:	4b c0       	rjmp	.+150    	; 0x362 <DIO_write_pin_value+0xaa>
 2cc:	44 23       	and	r20, r20
 2ce:	59 f0       	breq	.+22     	; 0x2e6 <DIO_write_pin_value+0x2e>
 2d0:	2b b3       	in	r18, 0x1b	; 27
 2d2:	81 e0       	ldi	r24, 0x01	; 1
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	02 c0       	rjmp	.+4      	; 0x2dc <DIO_write_pin_value+0x24>
 2d8:	88 0f       	add	r24, r24
 2da:	99 1f       	adc	r25, r25
 2dc:	6a 95       	dec	r22
 2de:	e2 f7       	brpl	.-8      	; 0x2d8 <DIO_write_pin_value+0x20>
 2e0:	28 2b       	or	r18, r24
 2e2:	2b bb       	out	0x1b, r18	; 27
 2e4:	08 95       	ret
 2e6:	2b b3       	in	r18, 0x1b	; 27
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	90 e0       	ldi	r25, 0x00	; 0
 2ec:	02 c0       	rjmp	.+4      	; 0x2f2 <DIO_write_pin_value+0x3a>
 2ee:	88 0f       	add	r24, r24
 2f0:	99 1f       	adc	r25, r25
 2f2:	6a 95       	dec	r22
 2f4:	e2 f7       	brpl	.-8      	; 0x2ee <DIO_write_pin_value+0x36>
 2f6:	80 95       	com	r24
 2f8:	82 23       	and	r24, r18
 2fa:	8b bb       	out	0x1b, r24	; 27
 2fc:	08 95       	ret
 2fe:	44 23       	and	r20, r20
 300:	59 f0       	breq	.+22     	; 0x318 <DIO_write_pin_value+0x60>
 302:	28 b3       	in	r18, 0x18	; 24
 304:	81 e0       	ldi	r24, 0x01	; 1
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	02 c0       	rjmp	.+4      	; 0x30e <DIO_write_pin_value+0x56>
 30a:	88 0f       	add	r24, r24
 30c:	99 1f       	adc	r25, r25
 30e:	6a 95       	dec	r22
 310:	e2 f7       	brpl	.-8      	; 0x30a <DIO_write_pin_value+0x52>
 312:	28 2b       	or	r18, r24
 314:	28 bb       	out	0x18, r18	; 24
 316:	08 95       	ret
 318:	28 b3       	in	r18, 0x18	; 24
 31a:	81 e0       	ldi	r24, 0x01	; 1
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	02 c0       	rjmp	.+4      	; 0x324 <DIO_write_pin_value+0x6c>
 320:	88 0f       	add	r24, r24
 322:	99 1f       	adc	r25, r25
 324:	6a 95       	dec	r22
 326:	e2 f7       	brpl	.-8      	; 0x320 <DIO_write_pin_value+0x68>
 328:	80 95       	com	r24
 32a:	82 23       	and	r24, r18
 32c:	88 bb       	out	0x18, r24	; 24
 32e:	08 95       	ret
 330:	44 23       	and	r20, r20
 332:	59 f0       	breq	.+22     	; 0x34a <DIO_write_pin_value+0x92>
 334:	25 b3       	in	r18, 0x15	; 21
 336:	81 e0       	ldi	r24, 0x01	; 1
 338:	90 e0       	ldi	r25, 0x00	; 0
 33a:	02 c0       	rjmp	.+4      	; 0x340 <DIO_write_pin_value+0x88>
 33c:	88 0f       	add	r24, r24
 33e:	99 1f       	adc	r25, r25
 340:	6a 95       	dec	r22
 342:	e2 f7       	brpl	.-8      	; 0x33c <DIO_write_pin_value+0x84>
 344:	28 2b       	or	r18, r24
 346:	25 bb       	out	0x15, r18	; 21
 348:	08 95       	ret
 34a:	25 b3       	in	r18, 0x15	; 21
 34c:	81 e0       	ldi	r24, 0x01	; 1
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	02 c0       	rjmp	.+4      	; 0x356 <DIO_write_pin_value+0x9e>
 352:	88 0f       	add	r24, r24
 354:	99 1f       	adc	r25, r25
 356:	6a 95       	dec	r22
 358:	e2 f7       	brpl	.-8      	; 0x352 <DIO_write_pin_value+0x9a>
 35a:	80 95       	com	r24
 35c:	82 23       	and	r24, r18
 35e:	85 bb       	out	0x15, r24	; 21
 360:	08 95       	ret
 362:	44 23       	and	r20, r20
 364:	59 f0       	breq	.+22     	; 0x37c <DIO_write_pin_value+0xc4>
 366:	22 b3       	in	r18, 0x12	; 18
 368:	81 e0       	ldi	r24, 0x01	; 1
 36a:	90 e0       	ldi	r25, 0x00	; 0
 36c:	02 c0       	rjmp	.+4      	; 0x372 <DIO_write_pin_value+0xba>
 36e:	88 0f       	add	r24, r24
 370:	99 1f       	adc	r25, r25
 372:	6a 95       	dec	r22
 374:	e2 f7       	brpl	.-8      	; 0x36e <DIO_write_pin_value+0xb6>
 376:	28 2b       	or	r18, r24
 378:	22 bb       	out	0x12, r18	; 18
 37a:	08 95       	ret
 37c:	22 b3       	in	r18, 0x12	; 18
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 c0       	rjmp	.+4      	; 0x388 <DIO_write_pin_value+0xd0>
 384:	88 0f       	add	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	6a 95       	dec	r22
 38a:	e2 f7       	brpl	.-8      	; 0x384 <DIO_write_pin_value+0xcc>
 38c:	80 95       	com	r24
 38e:	82 23       	and	r24, r18
 390:	82 bb       	out	0x12, r24	; 18
 392:	08 95       	ret

00000394 <DIO_toggle_pin_value>:
 394:	81 30       	cpi	r24, 0x01	; 1
 396:	91 f0       	breq	.+36     	; 0x3bc <DIO_toggle_pin_value+0x28>
 398:	81 30       	cpi	r24, 0x01	; 1
 39a:	28 f0       	brcs	.+10     	; 0x3a6 <DIO_toggle_pin_value+0x12>
 39c:	82 30       	cpi	r24, 0x02	; 2
 39e:	c9 f0       	breq	.+50     	; 0x3d2 <DIO_toggle_pin_value+0x3e>
 3a0:	83 30       	cpi	r24, 0x03	; 3
 3a2:	61 f5       	brne	.+88     	; 0x3fc <DIO_toggle_pin_value+0x68>
 3a4:	21 c0       	rjmp	.+66     	; 0x3e8 <DIO_toggle_pin_value+0x54>
 3a6:	2b b3       	in	r18, 0x1b	; 27
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	90 e0       	ldi	r25, 0x00	; 0
 3ac:	02 c0       	rjmp	.+4      	; 0x3b2 <DIO_toggle_pin_value+0x1e>
 3ae:	88 0f       	add	r24, r24
 3b0:	99 1f       	adc	r25, r25
 3b2:	6a 95       	dec	r22
 3b4:	e2 f7       	brpl	.-8      	; 0x3ae <DIO_toggle_pin_value+0x1a>
 3b6:	28 27       	eor	r18, r24
 3b8:	2b bb       	out	0x1b, r18	; 27
 3ba:	08 95       	ret
 3bc:	28 b3       	in	r18, 0x18	; 24
 3be:	81 e0       	ldi	r24, 0x01	; 1
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <DIO_toggle_pin_value+0x34>
 3c4:	88 0f       	add	r24, r24
 3c6:	99 1f       	adc	r25, r25
 3c8:	6a 95       	dec	r22
 3ca:	e2 f7       	brpl	.-8      	; 0x3c4 <DIO_toggle_pin_value+0x30>
 3cc:	28 27       	eor	r18, r24
 3ce:	28 bb       	out	0x18, r18	; 24
 3d0:	08 95       	ret
 3d2:	25 b3       	in	r18, 0x15	; 21
 3d4:	81 e0       	ldi	r24, 0x01	; 1
 3d6:	90 e0       	ldi	r25, 0x00	; 0
 3d8:	02 c0       	rjmp	.+4      	; 0x3de <DIO_toggle_pin_value+0x4a>
 3da:	88 0f       	add	r24, r24
 3dc:	99 1f       	adc	r25, r25
 3de:	6a 95       	dec	r22
 3e0:	e2 f7       	brpl	.-8      	; 0x3da <DIO_toggle_pin_value+0x46>
 3e2:	28 27       	eor	r18, r24
 3e4:	25 bb       	out	0x15, r18	; 21
 3e6:	08 95       	ret
 3e8:	22 b3       	in	r18, 0x12	; 18
 3ea:	81 e0       	ldi	r24, 0x01	; 1
 3ec:	90 e0       	ldi	r25, 0x00	; 0
 3ee:	02 c0       	rjmp	.+4      	; 0x3f4 <DIO_toggle_pin_value+0x60>
 3f0:	88 0f       	add	r24, r24
 3f2:	99 1f       	adc	r25, r25
 3f4:	6a 95       	dec	r22
 3f6:	e2 f7       	brpl	.-8      	; 0x3f0 <DIO_toggle_pin_value+0x5c>
 3f8:	28 27       	eor	r18, r24
 3fa:	22 bb       	out	0x12, r18	; 18
 3fc:	08 95       	ret

000003fe <DIO_set_port_direction>:
 3fe:	81 30       	cpi	r24, 0x01	; 1
 400:	49 f0       	breq	.+18     	; 0x414 <DIO_set_port_direction+0x16>
 402:	81 30       	cpi	r24, 0x01	; 1
 404:	28 f0       	brcs	.+10     	; 0x410 <DIO_set_port_direction+0x12>
 406:	82 30       	cpi	r24, 0x02	; 2
 408:	39 f0       	breq	.+14     	; 0x418 <DIO_set_port_direction+0x1a>
 40a:	83 30       	cpi	r24, 0x03	; 3
 40c:	41 f4       	brne	.+16     	; 0x41e <DIO_set_port_direction+0x20>
 40e:	06 c0       	rjmp	.+12     	; 0x41c <DIO_set_port_direction+0x1e>
 410:	6a bb       	out	0x1a, r22	; 26
 412:	08 95       	ret
 414:	67 bb       	out	0x17, r22	; 23
 416:	08 95       	ret
 418:	64 bb       	out	0x14, r22	; 20
 41a:	08 95       	ret
 41c:	61 bb       	out	0x11, r22	; 17
 41e:	08 95       	ret

00000420 <DIO_read_port_value>:
 420:	81 30       	cpi	r24, 0x01	; 1
 422:	51 f0       	breq	.+20     	; 0x438 <DIO_read_port_value+0x18>
 424:	81 30       	cpi	r24, 0x01	; 1
 426:	30 f0       	brcs	.+12     	; 0x434 <DIO_read_port_value+0x14>
 428:	82 30       	cpi	r24, 0x02	; 2
 42a:	41 f0       	breq	.+16     	; 0x43c <DIO_read_port_value+0x1c>
 42c:	83 30       	cpi	r24, 0x03	; 3
 42e:	41 f0       	breq	.+16     	; 0x440 <DIO_read_port_value+0x20>
 430:	80 e0       	ldi	r24, 0x00	; 0
 432:	08 95       	ret
 434:	89 b3       	in	r24, 0x19	; 25
 436:	08 95       	ret
 438:	86 b3       	in	r24, 0x16	; 22
 43a:	08 95       	ret
 43c:	83 b3       	in	r24, 0x13	; 19
 43e:	08 95       	ret
 440:	80 b3       	in	r24, 0x10	; 16
 442:	08 95       	ret

00000444 <DIO_write_port_value>:
 444:	81 30       	cpi	r24, 0x01	; 1
 446:	49 f0       	breq	.+18     	; 0x45a <DIO_write_port_value+0x16>
 448:	81 30       	cpi	r24, 0x01	; 1
 44a:	28 f0       	brcs	.+10     	; 0x456 <DIO_write_port_value+0x12>
 44c:	82 30       	cpi	r24, 0x02	; 2
 44e:	39 f0       	breq	.+14     	; 0x45e <DIO_write_port_value+0x1a>
 450:	83 30       	cpi	r24, 0x03	; 3
 452:	41 f4       	brne	.+16     	; 0x464 <__stack+0x5>
 454:	06 c0       	rjmp	.+12     	; 0x462 <__stack+0x3>
 456:	6b bb       	out	0x1b, r22	; 27
 458:	08 95       	ret
 45a:	68 bb       	out	0x18, r22	; 24
 45c:	08 95       	ret
 45e:	65 bb       	out	0x15, r22	; 21
 460:	08 95       	ret
 462:	62 bb       	out	0x12, r22	; 18
 464:	08 95       	ret

00000466 <myInterruptFunction>:
 466:	08 95       	ret

00000468 <main>:
 468:	80 e0       	ldi	r24, 0x00	; 0
 46a:	62 e0       	ldi	r22, 0x02	; 2
 46c:	43 e3       	ldi	r20, 0x33	; 51
 46e:	52 e0       	ldi	r21, 0x02	; 2
 470:	0e 94 3e 00 	call	0x7c	; 0x7c <EXTI_enable>
 474:	8f b7       	in	r24, 0x3f	; 63
 476:	80 68       	ori	r24, 0x80	; 128
 478:	8f bf       	out	0x3f, r24	; 63
 47a:	ff cf       	rjmp	.-2      	; 0x47a <main+0x12>

0000047c <_exit>:
 47c:	f8 94       	cli

0000047e <__stop_program>:
 47e:	ff cf       	rjmp	.-2      	; 0x47e <__stop_program>
