#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5abc3dbaa840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5abc3dba9450 .scope module, "top_tb" "top_tb" 3 15;
 .timescale -9 -12;
v0x5abc3dbd4f60_0 .net "ID_ALUCode", 2 0, v0x5abc3dbb0d20_0;  1 drivers
v0x5abc3dbd5040_0 .net "ID_A_CE", 0 0, v0x5abc3dbab4e0_0;  1 drivers
v0x5abc3dbd5100_0 .net "ID_CY_CE", 0 0, v0x5abc3dbaa1b0_0;  1 drivers
v0x5abc3dbd51a0_0 .net "ID_RegAddr", 3 0, v0x5abc3dbce600_0;  1 drivers
v0x5abc3dbd5240_0 .net "ID_RegCE", 0 0, v0x5abc3dbce6e0_0;  1 drivers
v0x5abc3dbd52e0_0 .net "ID_nResetCY", 0 0, v0x5abc3dbce7a0_0;  1 drivers
v0x5abc3dbd53d0_0 .net "PC_Addr", 4 0, v0x5abc3dbceb80_0;  1 drivers
v0x5abc3dbd54c0_0 .net "PM_Ins", 5 0, L_0x5abc3dbb0bc0;  1 drivers
v0x5abc3dbd55d0_0 .var "clk_tb", 0 0;
v0x5abc3dbd5670_0 .var "nReset_tb", 0 0;
S_0x5abc3db93e10 .scope module, "ID" "InstructionDecoder" 3 48, 4 6 0, S_0x5abc3dba9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Ins";
    .port_info 1 /OUTPUT 4 "RegAddr";
    .port_info 2 /OUTPUT 3 "ALUCode";
    .port_info 3 /OUTPUT 1 "Reg_CE";
    .port_info 4 /OUTPUT 1 "CY_CE";
    .port_info 5 /OUTPUT 1 "A_CE";
    .port_info 6 /OUTPUT 1 "nResetCY";
v0x5abc3dbb0d20_0 .var "ALUCode", 2 0;
v0x5abc3dbac810_0 .net "ALUCodeWire", 2 0, L_0x5abc3dbd5a50;  1 drivers
v0x5abc3dbab4e0_0 .var "A_CE", 0 0;
v0x5abc3dbaa1b0_0 .var "CY_CE", 0 0;
v0x5abc3dba8d50_0 .net "Ins", 5 0, L_0x5abc3dbb0bc0;  alias, 1 drivers
v0x5abc3dbb17a0_0 .net "OpCode", 3 0, L_0x5abc3dbd5910;  1 drivers
v0x5abc3dbce520_0 .net "RNum", 1 0, L_0x5abc3dbd59b0;  1 drivers
v0x5abc3dbce600_0 .var "RegAddr", 3 0;
v0x5abc3dbce6e0_0 .var "Reg_CE", 0 0;
v0x5abc3dbce7a0_0 .var "nResetCY", 0 0;
E_0x5abc3db8ef30 .event anyedge, v0x5abc3dbce520_0, v0x5abc3dbb17a0_0, v0x5abc3dbac810_0;
L_0x5abc3dbd5910 .part L_0x5abc3dbb0bc0, 2, 4;
L_0x5abc3dbd59b0 .part L_0x5abc3dbb0bc0, 0, 2;
L_0x5abc3dbd5a50 .part L_0x5abc3dbb0bc0, 2, 3;
S_0x5abc3dbce940 .scope module, "PC" "ProgramCounter" 3 44, 5 3 0, S_0x5abc3dba9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nReset";
    .port_info 2 /OUTPUT 5 "addr";
v0x5abc3dbceb80_0 .var "addr", 4 0;
v0x5abc3dbcec80_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  1 drivers
v0x5abc3dbced40_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  1 drivers
E_0x5abc3db8f4b0 .event posedge, v0x5abc3dbcec80_0;
S_0x5abc3dbcee60 .scope module, "PM" "ProgramMemory" 3 46, 6 1 0, S_0x5abc3dba9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addr";
    .port_info 1 /OUTPUT 6 "InsOut";
L_0x5abc3dbb0bc0 .functor BUFZ 6, L_0x5abc3dbd5710, C4<000000>, C4<000000>, C4<000000>;
v0x5abc3dbcf040_0 .net "InsOut", 5 0, L_0x5abc3dbb0bc0;  alias, 1 drivers
v0x5abc3dbcf100 .array "Mem", 0 31, 5 0;
v0x5abc3dbcf1a0_0 .net *"_ivl_0", 5 0, L_0x5abc3dbd5710;  1 drivers
v0x5abc3dbcf260_0 .net *"_ivl_2", 6 0, L_0x5abc3dbd57d0;  1 drivers
L_0x7ee7d5957018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5abc3dbcf340_0 .net *"_ivl_5", 1 0, L_0x7ee7d5957018;  1 drivers
v0x5abc3dbcf470_0 .net "addr", 4 0, v0x5abc3dbceb80_0;  alias, 1 drivers
v0x5abc3dbcf530_0 .var/i "i", 31 0;
L_0x5abc3dbd5710 .array/port v0x5abc3dbcf100, L_0x5abc3dbd57d0;
L_0x5abc3dbd57d0 .concat [ 5 2 0 0], v0x5abc3dbceb80_0, L_0x7ee7d5957018;
S_0x5abc3dbcf650 .scope module, "RF_ALU_CY_A_module1" "RF_ALU_CY_A_module" 3 59, 7 8 0, S_0x5abc3dba9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nReset";
    .port_info 2 /INPUT 4 "RegAddr";
    .port_info 3 /INPUT 3 "ALUCode";
    .port_info 4 /INPUT 1 "RegCE";
    .port_info 5 /INPUT 1 "CY_CE";
    .port_info 6 /INPUT 1 "nResetCY";
    .port_info 7 /INPUT 1 "A_CE";
L_0x5abc3dbb1640 .functor AND 1, v0x5abc3dbd5670_0, v0x5abc3dbce7a0_0, C4<1>, C4<1>;
v0x5abc3dbd42a0_0 .net "ALUCode", 2 0, v0x5abc3dbb0d20_0;  alias, 1 drivers
v0x5abc3dbd43d0_0 .net "ALU_2_A", 7 0, v0x5abc3dbd08d0_0;  1 drivers
v0x5abc3dbd44e0_0 .net "ALU_Co", 0 0, v0x5abc3dbd0700_0;  1 drivers
v0x5abc3dbd45d0_0 .net "A_CE", 0 0, v0x5abc3dbab4e0_0;  alias, 1 drivers
v0x5abc3dbd46c0_0 .net "A_out", 7 0, v0x5abc3dbcfe70_0;  1 drivers
v0x5abc3dbd47b0_0 .net "CY_CE", 0 0, v0x5abc3dbaa1b0_0;  alias, 1 drivers
v0x5abc3dbd48a0_0 .net "RF_2_ALU", 7 0, v0x5abc3dbd3850_0;  1 drivers
v0x5abc3dbd49b0_0 .net "RegAddr", 3 0, v0x5abc3dbce600_0;  alias, 1 drivers
v0x5abc3dbd4ac0_0 .net "RegCE", 0 0, v0x5abc3dbce6e0_0;  alias, 1 drivers
v0x5abc3dbd4b60_0 .net "RegCY_Q", 0 0, v0x5abc3dbd3f90_0;  1 drivers
v0x5abc3dbd4c50_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd4cf0_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
v0x5abc3dbd4d90_0 .net "nResetCY", 0 0, v0x5abc3dbce7a0_0;  alias, 1 drivers
S_0x5abc3dbcf950 .scope module, "A" "DffPIPO_CE_SET" 7 66, 8 1 0, S_0x5abc3dbcf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5abc3dbb0a80 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000000>;
P_0x5abc3dbb0ac0 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000001000>;
v0x5abc3dbcfcc0_0 .net "CE", 0 0, v0x5abc3dbab4e0_0;  alias, 1 drivers
v0x5abc3dbcfdb0_0 .net "D", 7 0, v0x5abc3dbd08d0_0;  alias, 1 drivers
v0x5abc3dbcfe70_0 .var "Q", 7 0;
v0x5abc3dbcff60_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd0030_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
S_0x5abc3dbd01b0 .scope module, "ALU_1" "ALU" 7 49, 9 3 0, S_0x5abc3dbcf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUCode";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "R";
    .port_info 3 /INPUT 1 "Ci";
    .port_info 4 /OUTPUT 1 "Co";
    .port_info 5 /OUTPUT 8 "out";
v0x5abc3dbd0480_0 .net "A", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd0560_0 .net "ALUCode", 2 0, v0x5abc3dbb0d20_0;  alias, 1 drivers
v0x5abc3dbd0630_0 .net "Ci", 0 0, v0x5abc3dbd3f90_0;  alias, 1 drivers
v0x5abc3dbd0700_0 .var "Co", 0 0;
v0x5abc3dbd07a0_0 .net "R", 7 0, v0x5abc3dbd3850_0;  alias, 1 drivers
v0x5abc3dbd08d0_0 .var "out", 7 0;
E_0x5abc3dbb2240 .event anyedge, v0x5abc3dbb0d20_0, v0x5abc3dbcfe70_0, v0x5abc3dbd07a0_0, v0x5abc3dbd0630_0;
S_0x5abc3dbd0a70 .scope module, "RF" "RegfisterFile" 7 40, 10 4 0, S_0x5abc3dbcf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nReset";
    .port_info 3 /INPUT 4 "RegNum";
    .port_info 4 /INPUT 1 "RegCE";
    .port_info 5 /OUTPUT 8 "out";
L_0x5abc3dbac6b0 .functor AND 1, L_0x5abc3dbd5af0, v0x5abc3dbce6e0_0, C4<1>, C4<1>;
L_0x5abc3dbab380 .functor AND 1, L_0x5abc3dbd5cb0, v0x5abc3dbce6e0_0, C4<1>, C4<1>;
L_0x5abc3dbaa050 .functor AND 1, L_0x5abc3dbd5d50, v0x5abc3dbce6e0_0, C4<1>, C4<1>;
L_0x5abc3dba8bf0 .functor AND 1, L_0x5abc3dbd5df0, v0x5abc3dbce6e0_0, C4<1>, C4<1>;
v0x5abc3dbd2fd0_0 .net "A", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd30b0 .array "Reg2Mult", 3 0;
v0x5abc3dbd30b0_0 .net v0x5abc3dbd30b0 0, 7 0, v0x5abc3dbd1340_0; 1 drivers
v0x5abc3dbd30b0_1 .net v0x5abc3dbd30b0 1, 7 0, v0x5abc3dbd1b80_0; 1 drivers
v0x5abc3dbd30b0_2 .net v0x5abc3dbd30b0 2, 7 0, v0x5abc3dbd23c0_0; 1 drivers
v0x5abc3dbd30b0_3 .net v0x5abc3dbd30b0 3, 7 0, v0x5abc3dbd2d00_0; 1 drivers
v0x5abc3dbd3230_0 .net "RegCE", 0 0, v0x5abc3dbce6e0_0;  alias, 1 drivers
v0x5abc3dbd3330_0 .net "RegNum", 3 0, v0x5abc3dbce600_0;  alias, 1 drivers
v0x5abc3dbd3400_0 .net *"_ivl_1", 0 0, L_0x5abc3dbd5af0;  1 drivers
v0x5abc3dbd34f0_0 .net *"_ivl_11", 0 0, L_0x5abc3dbd5d50;  1 drivers
v0x5abc3dbd3590_0 .net *"_ivl_16", 0 0, L_0x5abc3dbd5df0;  1 drivers
v0x5abc3dbd3630_0 .net *"_ivl_6", 0 0, L_0x5abc3dbd5cb0;  1 drivers
v0x5abc3dbd3710_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd37b0_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
v0x5abc3dbd3850_0 .var "out", 7 0;
E_0x5abc3dbd0d20/0 .event anyedge, v0x5abc3dbce600_0, v0x5abc3dbd1340_0, v0x5abc3dbd1b80_0, v0x5abc3dbd23c0_0;
E_0x5abc3dbd0d20/1 .event anyedge, v0x5abc3dbd2d00_0;
E_0x5abc3dbd0d20 .event/or E_0x5abc3dbd0d20/0, E_0x5abc3dbd0d20/1;
L_0x5abc3dbd5af0 .part v0x5abc3dbce600_0, 0, 1;
L_0x5abc3dbd5cb0 .part v0x5abc3dbce600_0, 1, 1;
L_0x5abc3dbd5d50 .part v0x5abc3dbce600_0, 2, 1;
L_0x5abc3dbd5df0 .part v0x5abc3dbce600_0, 3, 1;
S_0x5abc3dbd0d90 .scope module, "R0" "DffPIPO_CE_SET" 10 15, 8 1 0, S_0x5abc3dbd0a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5abc3dbcfb80 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000000>;
P_0x5abc3dbcfbc0 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000001000>;
v0x5abc3dbd1150_0 .net "CE", 0 0, L_0x5abc3dbac6b0;  1 drivers
v0x5abc3dbd1230_0 .net "D", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd1340_0 .var "Q", 7 0;
v0x5abc3dbd1400_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd14f0_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
S_0x5abc3dbd16d0 .scope module, "R1" "DffPIPO_CE_SET" 10 23, 8 1 0, S_0x5abc3dbd0a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5abc3dbd0fe0 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000001>;
P_0x5abc3dbd1020 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000001000>;
v0x5abc3dbd1a00_0 .net "CE", 0 0, L_0x5abc3dbab380;  1 drivers
v0x5abc3dbd1ac0_0 .net "D", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd1b80_0 .var "Q", 7 0;
v0x5abc3dbd1c70_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd1d10_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
S_0x5abc3dbd1ea0 .scope module, "R2" "DffPIPO_CE_SET" 10 31, 8 1 0, S_0x5abc3dbd0a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5abc3dbd1920 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000010>;
P_0x5abc3dbd1960 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000001000>;
v0x5abc3dbd2240_0 .net "CE", 0 0, L_0x5abc3dbaa050;  1 drivers
v0x5abc3dbd2300_0 .net "D", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd23c0_0 .var "Q", 7 0;
v0x5abc3dbd24b0_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd25e0_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
S_0x5abc3dbd27b0 .scope module, "R3" "DffPIPO_CE_SET" 10 39, 8 1 0, S_0x5abc3dbd0a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5abc3dbd2940 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000100>;
P_0x5abc3dbd2980 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000001000>;
v0x5abc3dbd2b60_0 .net "CE", 0 0, L_0x5abc3dba8bf0;  1 drivers
v0x5abc3dbd2c40_0 .net "D", 7 0, v0x5abc3dbcfe70_0;  alias, 1 drivers
v0x5abc3dbd2d00_0 .var "Q", 7 0;
v0x5abc3dbd2df0_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd2e90_0 .net "nReset", 0 0, v0x5abc3dbd5670_0;  alias, 1 drivers
S_0x5abc3dbd39f0 .scope module, "RegCY" "DffPIPO_CE_SET" 7 58, 8 1 0, S_0x5abc3dbcf650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 1 "Q";
P_0x5abc3dbd3b80 .param/l "SET" 0 8 1, +C4<00000000000000000000000000000000>;
P_0x5abc3dbd3bc0 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000000001>;
v0x5abc3dbd3dd0_0 .net "CE", 0 0, v0x5abc3dbaa1b0_0;  alias, 1 drivers
v0x5abc3dbd3ec0_0 .net "D", 0 0, v0x5abc3dbd0700_0;  alias, 1 drivers
v0x5abc3dbd3f90_0 .var "Q", 0 0;
v0x5abc3dbd4090_0 .net "clk", 0 0, v0x5abc3dbd55d0_0;  alias, 1 drivers
v0x5abc3dbd4130_0 .net "nReset", 0 0, L_0x5abc3dbb1640;  1 drivers
    .scope S_0x5abc3dbce940;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5abc3dbceb80_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x5abc3dbce940;
T_1 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbced40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5abc3dbceb80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5abc3dbceb80_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5abc3dbceb80_0, 0, 5;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5abc3dbcee60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5abc3dbcf530_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x5abc3dbcee60;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5abc3dbcf530_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5abc3dbcf530_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 31, 3, 6;
    %ix/getv/s 4, v0x5abc3dbcf530_0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %load/vec4 v0x5abc3dbcf530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5abc3dbcf530_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 5, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 5, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 5, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 51, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 11, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 34, 0, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 17, 0, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %pushi/vec4 19, 0, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5abc3dbcf100, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x5abc3db93e10;
T_4 ;
    %wait E_0x5abc3db8ef30;
    %load/vec4 v0x5abc3dbce520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5abc3dbce600_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5abc3dbce600_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5abc3dbce600_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5abc3dbce600_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5abc3dbce600_0, 0, 4;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5abc3dbb17a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbce6e0_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbce6e0_0, 0, 1;
T_4.7 ;
    %load/vec4 v0x5abc3dbb17a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5abc3dbac810_0;
    %store/vec4 v0x5abc3dbb0d20_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5abc3dbb17a0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5abc3dbb0d20_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5abc3dbb0d20_0, 0, 3;
T_4.11 ;
T_4.9 ;
    %load/vec4 v0x5abc3dbb17a0_0;
    %parti/s 3, 1, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbaa1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbce7a0_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbaa1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbce7a0_0, 0, 1;
T_4.13 ;
    %load/vec4 v0x5abc3dbb17a0_0;
    %cmpi/u 5, 0, 4;
    %flag_or 5, 4;
    %jmp/1 T_4.16, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x5abc3dbb17a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_4.16;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbab4e0_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbab4e0_0, 0, 1;
T_4.15 ;
    %load/vec4 v0x5abc3dbb17a0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbce6e0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5abc3dbb0d20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbce7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbaa1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbab4e0_0, 0, 1;
T_4.17 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5abc3dbd0d90;
T_5 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5abc3dbd1150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5abc3dbd1230_0;
    %assign/vec4 v0x5abc3dbd1340_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5abc3dbd1340_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5abc3dbd16d0;
T_6 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd1d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5abc3dbd1a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5abc3dbd1ac0_0;
    %assign/vec4 v0x5abc3dbd1b80_0, 0;
T_6.2 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5abc3dbd1b80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5abc3dbd1ea0;
T_7 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd25e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5abc3dbd2240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5abc3dbd2300_0;
    %assign/vec4 v0x5abc3dbd23c0_0, 0;
T_7.2 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5abc3dbd23c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5abc3dbd27b0;
T_8 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd2e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5abc3dbd2b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5abc3dbd2c40_0;
    %assign/vec4 v0x5abc3dbd2d00_0, 0;
T_8.2 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5abc3dbd2d00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5abc3dbd0a70;
T_9 ;
    %wait E_0x5abc3dbd0d20;
    %load/vec4 v0x5abc3dbd3330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5abc3dbd3850_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5abc3dbd30b0, 4;
    %store/vec4 v0x5abc3dbd3850_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5abc3dbd30b0, 4;
    %store/vec4 v0x5abc3dbd3850_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5abc3dbd30b0, 4;
    %store/vec4 v0x5abc3dbd3850_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5abc3dbd30b0, 4;
    %store/vec4 v0x5abc3dbd3850_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5abc3dbd01b0;
T_10 ;
    %wait E_0x5abc3dbb2240;
    %load/vec4 v0x5abc3dbd0560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %pad/u 9;
    %load/vec4 v0x5abc3dbd07a0_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x5abc3dbd0630_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %pad/u 9;
    %load/vec4 v0x5abc3dbd07a0_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x5abc3dbd0630_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %load/vec4 v0x5abc3dbd07a0_0;
    %and;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %load/vec4 v0x5abc3dbd07a0_0;
    %or;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %load/vec4 v0x5abc3dbd07a0_0;
    %xor;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5abc3dbd0480_0;
    %inv;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5abc3dbd07a0_0;
    %store/vec4 v0x5abc3dbd08d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd0700_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5abc3dbd39f0;
T_11 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5abc3dbd3dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5abc3dbd3ec0_0;
    %assign/vec4 v0x5abc3dbd3f90_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5abc3dbd3f90_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5abc3dbcf950;
T_12 ;
    %wait E_0x5abc3db8f4b0;
    %load/vec4 v0x5abc3dbd0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5abc3dbcfcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x5abc3dbcfdb0_0;
    %assign/vec4 v0x5abc3dbcfe70_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5abc3dbcfe70_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5abc3dba9450;
T_13 ;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5abc3dbd55d0_0;
    %inv;
    %store/vec4 v0x5abc3dbd55d0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x5abc3dba9450;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd55d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5abc3dbd5670_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5abc3dbd5670_0, 0, 1;
    %delay 180000, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5abc3dba9450;
T_15 ;
    %vpi_call/w 3 89 "$dumpfile", "tb_files/top_tb.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars" {0 0 0};
    %vpi_call/w 3 91 "$dumpon" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "./InstructionDecoder.sv";
    "./ProgramCounter.sv";
    "./ProgramMemory.sv";
    "./RF_ALU_CY_A_module.sv";
    "./DffPIPO_CE_SET.sv";
    "./ALU.sv";
    "./RegisterFile.sv";
