/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p72v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 11943.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007288;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004124") ;
            }
            fall_power("scalar") {
                values ("0.004124") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007102;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004124") ;
            }
            fall_power("scalar") {
                values ("0.004124") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001696;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.820840, 0.834530, 0.851399, 0.875834, 0.910587" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004124") ;
            }
            fall_power("scalar") {
                values ("0.004124") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004043 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.141331, 0.156542, 0.175285, 0.202435, 0.241049" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.310613, 0.325825, 0.344568, 0.371718, 0.410332" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.912045, 0.927256, 0.945999, 0.973149, 1.011763" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.912044" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.540955") ;
            }
            fall_power("scalar") {
                values ("0.060106") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.484380") ;
            }
            fall_power("scalar") {
                values ("0.053820") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.512667") ;
            }
            fall_power("scalar") {
                values ("0.056963") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006131") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001850 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255541, 0.269805, 0.288100, 0.321493, 0.378072",\
              "0.242186, 0.256449, 0.274747, 0.308138, 0.364716",\
              "0.227517, 0.241780, 0.260076, 0.293467, 0.350046",\
              "0.205677, 0.219940, 0.238236, 0.271628, 0.328207",\
              "0.180803, 0.195066, 0.213362, 0.246753, 0.303333"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.255541, 0.269805, 0.288100, 0.321493, 0.378072",\
              "0.242186, 0.256449, 0.274747, 0.308138, 0.364716",\
              "0.227517, 0.241780, 0.260076, 0.293467, 0.350046",\
              "0.205677, 0.219940, 0.238236, 0.271628, 0.328207",\
              "0.180803, 0.195066, 0.213362, 0.246753, 0.303333"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136151, 0.130017, 0.121279, 0.109158, 0.091762",\
              "0.156737, 0.150603, 0.141864, 0.129744, 0.112347",\
              "0.182327, 0.176193, 0.167455, 0.155334, 0.137938",\
              "0.219388, 0.213254, 0.204516, 0.192395, 0.174999",\
              "0.271597, 0.265463, 0.256724, 0.244603, 0.227207"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.136151, 0.130017, 0.121279, 0.109158, 0.091762",\
              "0.156737, 0.150603, 0.141864, 0.129744, 0.112347",\
              "0.182327, 0.176193, 0.167455, 0.155334, 0.137938",\
              "0.219388, 0.213254, 0.204516, 0.192395, 0.174999",\
              "0.271597, 0.265463, 0.256724, 0.244603, 0.227207"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004124") ;
            }
            fall_power("scalar") {
                values ("0.004124") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001428 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.190604, 0.204045, 0.221715, 0.253528, 0.302221",\
              "0.175907, 0.189348, 0.207018, 0.238831, 0.287524",\
              "0.157658, 0.171099, 0.188769, 0.220582, 0.269275",\
              "0.131371, 0.144811, 0.162482, 0.194295, 0.242988",\
              "0.094155, 0.107596, 0.125266, 0.157080, 0.205773"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.190604, 0.204045, 0.221715, 0.253528, 0.302221",\
              "0.175907, 0.189348, 0.207018, 0.238831, 0.287524",\
              "0.157658, 0.171099, 0.188769, 0.220582, 0.269275",\
              "0.131371, 0.144811, 0.162482, 0.194295, 0.242988",\
              "0.094155, 0.107596, 0.125266, 0.157080, 0.205773"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249625, 0.243908, 0.235516, 0.222131, 0.202971",\
              "0.270210, 0.264493, 0.256102, 0.242716, 0.223556",\
              "0.295801, 0.290083, 0.281692, 0.268307, 0.249147",\
              "0.332862, 0.327144, 0.318753, 0.305368, 0.286208",\
              "0.385070, 0.379353, 0.370962, 0.357576, 0.338416"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249625, 0.243908, 0.235516, 0.222131, 0.202971",\
              "0.270210, 0.264493, 0.256102, 0.242716, 0.223556",\
              "0.295801, 0.290083, 0.281692, 0.268307, 0.249147",\
              "0.332862, 0.327144, 0.318753, 0.305368, 0.286208",\
              "0.385070, 0.379353, 0.370962, 0.357576, 0.338416"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028868") ;
            }
            fall_power("scalar") {
                values ("0.028868") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001356 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.126175, 0.142426, 0.162356, 0.196199, 0.247835",\
              "0.111478, 0.127729, 0.147659, 0.181502, 0.233138",\
              "0.093229, 0.109480, 0.129411, 0.163253, 0.214890",\
              "0.066942, 0.083193, 0.103123, 0.136966, 0.188602",\
              "0.029727, 0.045978, 0.065908, 0.099751, 0.151387"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.126175, 0.142426, 0.162356, 0.196199, 0.247835",\
              "0.111478, 0.127729, 0.147659, 0.181502, 0.233138",\
              "0.093229, 0.109480, 0.129411, 0.163253, 0.214890",\
              "0.066942, 0.083193, 0.103123, 0.136966, 0.188602",\
              "0.029727, 0.045978, 0.065908, 0.099751, 0.151387"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.362503, 0.346118, 0.326165, 0.294570, 0.254825",\
              "0.377207, 0.360822, 0.340869, 0.309274, 0.269529",\
              "0.395486, 0.379101, 0.359147, 0.327553, 0.287808",\
              "0.421958, 0.405573, 0.385620, 0.354025, 0.314280",\
              "0.459250, 0.442865, 0.422911, 0.391317, 0.351572"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.362503, 0.346118, 0.326165, 0.294570, 0.254825",\
              "0.377207, 0.360822, 0.340869, 0.309274, 0.269529",\
              "0.395486, 0.379101, 0.359147, 0.327553, 0.287808",\
              "0.421958, 0.405573, 0.385620, 0.354025, 0.314280",\
              "0.459250, 0.442865, 0.422911, 0.391317, 0.351572"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007626") ;
            }
            fall_power("scalar") {
                values ("0.007626") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159250, 0.175501, 0.195431, 0.229829, 0.280911",\
              "0.145895, 0.162147, 0.182077, 0.216474, 0.267556",\
              "0.131226, 0.147477, 0.167407, 0.201805, 0.252886",\
              "0.109386, 0.125637, 0.145567, 0.179965, 0.231046",\
              "0.084511, 0.100762, 0.120692, 0.155090, 0.206172"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159250, 0.175501, 0.195431, 0.229829, 0.280911",\
              "0.145895, 0.162147, 0.182077, 0.216474, 0.267556",\
              "0.131226, 0.147477, 0.167407, 0.201805, 0.252886",\
              "0.109386, 0.125637, 0.145567, 0.179965, 0.231046",\
              "0.084511, 0.100762, 0.120692, 0.155090, 0.206172"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.290947, 0.275618, 0.257668, 0.230026, 0.188552",\
              "0.305651, 0.290322, 0.272372, 0.244730, 0.203255",\
              "0.323930, 0.308600, 0.290651, 0.263009, 0.221534",\
              "0.350402, 0.335073, 0.317123, 0.289481, 0.248007",\
              "0.387693, 0.372364, 0.354415, 0.326773, 0.285298"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.290947, 0.275618, 0.257668, 0.230026, 0.188552",\
              "0.305651, 0.290322, 0.272372, 0.244730, 0.203255",\
              "0.323930, 0.308600, 0.290651, 0.263009, 0.221534",\
              "0.350402, 0.335073, 0.317123, 0.289481, 0.248007",\
              "0.387693, 0.372364, 0.354415, 0.326773, 0.285298"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005721") ;
            }
            fall_power("scalar") {
                values ("0.005721") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004069 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.302270, 0.309980, 0.315814, 0.323869, 0.333336" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.674279, 0.681990, 0.687823, 0.695879, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.674279, 0.681990, 0.687823, 0.695879, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.674279" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.257059") ;
            }
            fall_power("scalar") {
                values ("0.385590") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006925") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001843 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.281991, 0.296320, 0.314969, 0.349149, 0.405361",\
              "0.266028, 0.280357, 0.299006, 0.333186, 0.389397",\
              "0.249073, 0.263402, 0.282051, 0.316231, 0.372443",\
              "0.227219, 0.241548, 0.260196, 0.294376, 0.350588",\
              "0.199350, 0.213679, 0.232327, 0.266507, 0.322719"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.281991, 0.296320, 0.314969, 0.349149, 0.405361",\
              "0.266028, 0.280357, 0.299006, 0.333186, 0.389397",\
              "0.249073, 0.263402, 0.282051, 0.316231, 0.372443",\
              "0.227219, 0.241548, 0.260196, 0.294376, 0.350588",\
              "0.199350, 0.213679, 0.232327, 0.266507, 0.322719"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134417, 0.128239, 0.119540, 0.107215, 0.089647",\
              "0.145242, 0.139064, 0.130364, 0.118039, 0.100472",\
              "0.153476, 0.147298, 0.138598, 0.126273, 0.108706",\
              "0.165071, 0.158893, 0.150193, 0.137868, 0.120301",\
              "0.178794, 0.172616, 0.163916, 0.151591, 0.134024"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134417, 0.128239, 0.119540, 0.107215, 0.089647",\
              "0.145242, 0.139064, 0.130364, 0.118039, 0.100472",\
              "0.153476, 0.147298, 0.138598, 0.126273, 0.108706",\
              "0.165071, 0.158893, 0.150193, 0.137868, 0.120301",\
              "0.178794, 0.172616, 0.163916, 0.151591, 0.134024"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004590") ;
            }
            fall_power("scalar") {
                values ("0.004590") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001414 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188774, 0.199251, 0.210725, 0.227805, 0.250596",\
              "0.181122, 0.191598, 0.203072, 0.220152, 0.242943",\
              "0.175181, 0.185658, 0.197132, 0.214212, 0.237002",\
              "0.166961, 0.177438, 0.188912, 0.205992, 0.228783",\
              "0.157177, 0.167654, 0.179128, 0.196208, 0.218999"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188774, 0.199251, 0.210725, 0.227805, 0.250596",\
              "0.181122, 0.191598, 0.203072, 0.220152, 0.242943",\
              "0.175181, 0.185658, 0.197132, 0.214212, 0.237002",\
              "0.166961, 0.177438, 0.188912, 0.205992, 0.228783",\
              "0.157177, 0.167654, 0.179128, 0.196208, 0.218999"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170953, 0.165889, 0.160512, 0.151392, 0.139336",\
              "0.181778, 0.176714, 0.171337, 0.162217, 0.150160",\
              "0.190012, 0.184948, 0.179571, 0.170451, 0.158394",\
              "0.201607, 0.196543, 0.191166, 0.182046, 0.169989",\
              "0.215330, 0.210266, 0.204889, 0.195769, 0.183712"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170953, 0.165889, 0.160512, 0.151392, 0.139336",\
              "0.181778, 0.176714, 0.171337, 0.162217, 0.150160",\
              "0.190012, 0.184948, 0.179571, 0.170451, 0.158394",\
              "0.201607, 0.196543, 0.191166, 0.182046, 0.169989",\
              "0.215330, 0.210266, 0.204889, 0.195769, 0.183712"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028868") ;
            }
            fall_power("scalar") {
                values ("0.028868") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.302494, 0.343126, 0.379303, 0.448766, 0.581150",\
              "0.310204, 0.350836, 0.387013, 0.456476, 0.588860",\
              "0.316038, 0.356670, 0.392847, 0.462309, 0.594694",\
              "0.324094, 0.364726, 0.400902, 0.470365, 0.602749",\
              "0.333561, 0.374193, 0.410369, 0.479832, 0.612216"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.302494, 0.343126, 0.379303, 0.448766, 0.581150",\
              "0.310204, 0.350836, 0.387013, 0.456476, 0.588860",\
              "0.316038, 0.356670, 0.392847, 0.462309, 0.594694",\
              "0.324094, 0.364726, 0.400902, 0.470365, 0.602749",\
              "0.333561, 0.374193, 0.410369, 0.479832, 0.612216"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.152515, 0.182179, 0.210564, 0.263988, 0.365534",\
              "0.159858, 0.189522, 0.217907, 0.271332, 0.372877",\
              "0.165414, 0.195078, 0.223463, 0.276887, 0.378433",\
              "0.173086, 0.202750, 0.231135, 0.284559, 0.386105",\
              "0.182102, 0.211766, 0.240151, 0.293576, 0.395121"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.152515, 0.182179, 0.210564, 0.263988, 0.365534",\
              "0.159858, 0.189522, 0.217907, 0.271332, 0.372877",\
              "0.165414, 0.195078, 0.223463, 0.276887, 0.378433",\
              "0.173086, 0.202750, 0.231135, 0.284559, 0.386105",\
              "0.182102, 0.211766, 0.240151, 0.293576, 0.395121"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.031208, 0.090317, 0.155024, 0.290482, 0.571551" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.031208, 0.090317, 0.155024, 0.290482, 0.571551" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.024567, 0.071335, 0.125715, 0.229689, 0.444582" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.024567, 0.071335, 0.125715, 0.229689, 0.444582" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001688, 0.001688, 0.001688, 0.001688, 0.001688") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 15.826248;
  }
  


}   /* cell() */

}   /* library() */

