
micro2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ec8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007a  00800060  00001ec8  00001f3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001b24  00000000  00000000  00001fb8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001016  00000000  00000000  00003adc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004af2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004c32  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004da2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000069eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000078d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008684  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000087e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000923f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ec       	ldi	r30, 0xC8	; 200
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 3d       	cpi	r26, 0xDA	; 218
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 57 09 	call	0x12ae	; 0x12ae <main>
      7a:	0c 94 62 0f 	jmp	0x1ec4	; 0x1ec4 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a9 ec       	ldi	r26, 0xC9	; 201
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	89 ec       	ldi	r24, 0xC9	; 201
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 02 0f 	jmp	0x1e04	; 0x1e04 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 f2 0e 	jmp	0x1de4	; 0x1de4 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 0e 0f 	jmp	0x1e1c	; 0x1e1c <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 f6 0e 	jmp	0x1dec	; 0x1dec <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 12 0f 	jmp	0x1e24	; 0x1e24 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DcMotor_Init>:
#include "DC_motor.h"
#include "PWM.h"
void DcMotor_Init(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
	SetupPinDirection(DC_MOTOR_FIRST_PORT_ID,DC_MOTOR_FIRST_PIN_ID,OUTPUT_PIN);
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	60 e0       	ldi	r22, 0x00	; 0
     b42:	41 e0       	ldi	r20, 0x01	; 1
     b44:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <SetupPinDirection>
	SetupPinDirection(DC_MOTOR_SECOND_PORT_ID,DC_MOTOR_SECOND_PIN_ID,OUTPUT_PIN);
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	61 e0       	ldi	r22, 0x01	; 1
     b4c:	41 e0       	ldi	r20, 0x01	; 1
     b4e:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <SetupPinDirection>


	Write_Pin(DC_MOTOR_FIRST_PORT_ID,DC_MOTOR_FIRST_PIN_ID,LOGIC_LOW);
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	60 e0       	ldi	r22, 0x00	; 0
     b56:	40 e0       	ldi	r20, 0x00	; 0
     b58:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
	Write_Pin(DC_MOTOR_SECOND_PORT_ID,DC_MOTOR_SECOND_PIN_ID,LOGIC_LOW);
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	61 e0       	ldi	r22, 0x01	; 1
     b60:	40 e0       	ldi	r20, 0x00	; 0
     b62:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>


}
     b66:	cf 91       	pop	r28
     b68:	df 91       	pop	r29
     b6a:	08 95       	ret

00000b6c <DcMotor_Rotate>:


void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
     b6c:	df 93       	push	r29
     b6e:	cf 93       	push	r28
     b70:	00 d0       	rcall	.+0      	; 0xb72 <DcMotor_Rotate+0x6>
     b72:	00 d0       	rcall	.+0      	; 0xb74 <DcMotor_Rotate+0x8>
     b74:	cd b7       	in	r28, 0x3d	; 61
     b76:	de b7       	in	r29, 0x3e	; 62
     b78:	89 83       	std	Y+1, r24	; 0x01
     b7a:	6a 83       	std	Y+2, r22	; 0x02
switch(state)
     b7c:	89 81       	ldd	r24, Y+1	; 0x01
     b7e:	28 2f       	mov	r18, r24
     b80:	30 e0       	ldi	r19, 0x00	; 0
     b82:	3c 83       	std	Y+4, r19	; 0x04
     b84:	2b 83       	std	Y+3, r18	; 0x03
     b86:	8b 81       	ldd	r24, Y+3	; 0x03
     b88:	9c 81       	ldd	r25, Y+4	; 0x04
     b8a:	81 30       	cpi	r24, 0x01	; 1
     b8c:	91 05       	cpc	r25, r1
     b8e:	b9 f0       	breq	.+46     	; 0xbbe <DcMotor_Rotate+0x52>
     b90:	2b 81       	ldd	r18, Y+3	; 0x03
     b92:	3c 81       	ldd	r19, Y+4	; 0x04
     b94:	22 30       	cpi	r18, 0x02	; 2
     b96:	31 05       	cpc	r19, r1
     b98:	01 f1       	breq	.+64     	; 0xbda <DcMotor_Rotate+0x6e>
     b9a:	8b 81       	ldd	r24, Y+3	; 0x03
     b9c:	9c 81       	ldd	r25, Y+4	; 0x04
     b9e:	00 97       	sbiw	r24, 0x00	; 0
     ba0:	49 f5       	brne	.+82     	; 0xbf4 <DcMotor_Rotate+0x88>
{
case OFF:
	Write_Pin(DC_MOTOR_FIRST_PORT_ID,DC_MOTOR_FIRST_PIN_ID,LOGIC_LOW);
     ba2:	81 e0       	ldi	r24, 0x01	; 1
     ba4:	60 e0       	ldi	r22, 0x00	; 0
     ba6:	40 e0       	ldi	r20, 0x00	; 0
     ba8:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		Write_Pin(DC_MOTOR_SECOND_PORT_ID,DC_MOTOR_SECOND_PIN_ID,LOGIC_LOW);
     bac:	81 e0       	ldi	r24, 0x01	; 1
     bae:	61 e0       	ldi	r22, 0x01	; 1
     bb0:	40 e0       	ldi	r20, 0x00	; 0
     bb2:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		PWM_Timer0_START(speed);
     bb6:	8a 81       	ldd	r24, Y+2	; 0x02
     bb8:	0e 94 77 0d 	call	0x1aee	; 0x1aee <PWM_Timer0_START>
     bbc:	1b c0       	rjmp	.+54     	; 0xbf4 <DcMotor_Rotate+0x88>
		break;
case CW:
	Write_Pin(DC_MOTOR_FIRST_PORT_ID,DC_MOTOR_FIRST_PIN_ID,LOGIC_LOW);
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	60 e0       	ldi	r22, 0x00	; 0
     bc2:	40 e0       	ldi	r20, 0x00	; 0
     bc4:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		Write_Pin(DC_MOTOR_SECOND_PORT_ID,DC_MOTOR_SECOND_PIN_ID,LOGIC_HIGH);
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	61 e0       	ldi	r22, 0x01	; 1
     bcc:	41 e0       	ldi	r20, 0x01	; 1
     bce:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		PWM_Timer0_START(speed);
     bd2:	8a 81       	ldd	r24, Y+2	; 0x02
     bd4:	0e 94 77 0d 	call	0x1aee	; 0x1aee <PWM_Timer0_START>
     bd8:	0d c0       	rjmp	.+26     	; 0xbf4 <DcMotor_Rotate+0x88>
		break;
case A_CW:
	Write_Pin(DC_MOTOR_FIRST_PORT_ID,DC_MOTOR_FIRST_PIN_ID,LOGIC_HIGH);
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	60 e0       	ldi	r22, 0x00	; 0
     bde:	41 e0       	ldi	r20, 0x01	; 1
     be0:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		Write_Pin(DC_MOTOR_SECOND_PORT_ID,DC_MOTOR_SECOND_PIN_ID,LOGIC_LOW);
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	61 e0       	ldi	r22, 0x01	; 1
     be8:	40 e0       	ldi	r20, 0x00	; 0
     bea:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
		PWM_Timer0_START(speed);
     bee:	8a 81       	ldd	r24, Y+2	; 0x02
     bf0:	0e 94 77 0d 	call	0x1aee	; 0x1aee <PWM_Timer0_START>
		break;
}
}
     bf4:	0f 90       	pop	r0
     bf6:	0f 90       	pop	r0
     bf8:	0f 90       	pop	r0
     bfa:	0f 90       	pop	r0
     bfc:	cf 91       	pop	r28
     bfe:	df 91       	pop	r29
     c00:	08 95       	ret

00000c02 <LCD_init>:
#include <util/delay.h>
#include <stdlib.h>

#include "My_GPIO.h"
void LCD_init(void)
{
     c02:	df 93       	push	r29
     c04:	cf 93       	push	r28
     c06:	cd b7       	in	r28, 0x3d	; 61
     c08:	de b7       	in	r29, 0x3e	; 62
     c0a:	2e 97       	sbiw	r28, 0x0e	; 14
     c0c:	0f b6       	in	r0, 0x3f	; 63
     c0e:	f8 94       	cli
     c10:	de bf       	out	0x3e, r29	; 62
     c12:	0f be       	out	0x3f, r0	; 63
     c14:	cd bf       	out	0x3d, r28	; 61
	SetupPinDirection(LCD_RS_BIT_PORT_ID,LCD_RS_BIT_PIN_ID,OUTPUT_PIN);
     c16:	83 e0       	ldi	r24, 0x03	; 3
     c18:	65 e0       	ldi	r22, 0x05	; 5
     c1a:	41 e0       	ldi	r20, 0x01	; 1
     c1c:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <SetupPinDirection>
	SetupPinDirection(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,OUTPUT_PIN);
     c20:	83 e0       	ldi	r24, 0x03	; 3
     c22:	67 e0       	ldi	r22, 0x07	; 7
     c24:	41 e0       	ldi	r20, 0x01	; 1
     c26:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <SetupPinDirection>
     c2a:	80 e0       	ldi	r24, 0x00	; 0
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	a0 ea       	ldi	r26, 0xA0	; 160
     c30:	b1 e4       	ldi	r27, 0x41	; 65
     c32:	8b 87       	std	Y+11, r24	; 0x0b
     c34:	9c 87       	std	Y+12, r25	; 0x0c
     c36:	ad 87       	std	Y+13, r26	; 0x0d
     c38:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c3a:	6b 85       	ldd	r22, Y+11	; 0x0b
     c3c:	7c 85       	ldd	r23, Y+12	; 0x0c
     c3e:	8d 85       	ldd	r24, Y+13	; 0x0d
     c40:	9e 85       	ldd	r25, Y+14	; 0x0e
     c42:	20 e0       	ldi	r18, 0x00	; 0
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	4a e7       	ldi	r20, 0x7A	; 122
     c48:	55 e4       	ldi	r21, 0x45	; 69
     c4a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     c4e:	dc 01       	movw	r26, r24
     c50:	cb 01       	movw	r24, r22
     c52:	8f 83       	std	Y+7, r24	; 0x07
     c54:	98 87       	std	Y+8, r25	; 0x08
     c56:	a9 87       	std	Y+9, r26	; 0x09
     c58:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     c5a:	6f 81       	ldd	r22, Y+7	; 0x07
     c5c:	78 85       	ldd	r23, Y+8	; 0x08
     c5e:	89 85       	ldd	r24, Y+9	; 0x09
     c60:	9a 85       	ldd	r25, Y+10	; 0x0a
     c62:	20 e0       	ldi	r18, 0x00	; 0
     c64:	30 e0       	ldi	r19, 0x00	; 0
     c66:	40 e8       	ldi	r20, 0x80	; 128
     c68:	5f e3       	ldi	r21, 0x3F	; 63
     c6a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     c6e:	88 23       	and	r24, r24
     c70:	2c f4       	brge	.+10     	; 0xc7c <LCD_init+0x7a>
		__ticks = 1;
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	9e 83       	std	Y+6, r25	; 0x06
     c78:	8d 83       	std	Y+5, r24	; 0x05
     c7a:	3f c0       	rjmp	.+126    	; 0xcfa <LCD_init+0xf8>
	else if (__tmp > 65535)
     c7c:	6f 81       	ldd	r22, Y+7	; 0x07
     c7e:	78 85       	ldd	r23, Y+8	; 0x08
     c80:	89 85       	ldd	r24, Y+9	; 0x09
     c82:	9a 85       	ldd	r25, Y+10	; 0x0a
     c84:	20 e0       	ldi	r18, 0x00	; 0
     c86:	3f ef       	ldi	r19, 0xFF	; 255
     c88:	4f e7       	ldi	r20, 0x7F	; 127
     c8a:	57 e4       	ldi	r21, 0x47	; 71
     c8c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     c90:	18 16       	cp	r1, r24
     c92:	4c f5       	brge	.+82     	; 0xce6 <LCD_init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c94:	6b 85       	ldd	r22, Y+11	; 0x0b
     c96:	7c 85       	ldd	r23, Y+12	; 0x0c
     c98:	8d 85       	ldd	r24, Y+13	; 0x0d
     c9a:	9e 85       	ldd	r25, Y+14	; 0x0e
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	40 e2       	ldi	r20, 0x20	; 32
     ca2:	51 e4       	ldi	r21, 0x41	; 65
     ca4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     ca8:	dc 01       	movw	r26, r24
     caa:	cb 01       	movw	r24, r22
     cac:	bc 01       	movw	r22, r24
     cae:	cd 01       	movw	r24, r26
     cb0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     cb4:	dc 01       	movw	r26, r24
     cb6:	cb 01       	movw	r24, r22
     cb8:	9e 83       	std	Y+6, r25	; 0x06
     cba:	8d 83       	std	Y+5, r24	; 0x05
     cbc:	0f c0       	rjmp	.+30     	; 0xcdc <LCD_init+0xda>
     cbe:	80 e9       	ldi	r24, 0x90	; 144
     cc0:	91 e0       	ldi	r25, 0x01	; 1
     cc2:	9c 83       	std	Y+4, r25	; 0x04
     cc4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     cc6:	8b 81       	ldd	r24, Y+3	; 0x03
     cc8:	9c 81       	ldd	r25, Y+4	; 0x04
     cca:	01 97       	sbiw	r24, 0x01	; 1
     ccc:	f1 f7       	brne	.-4      	; 0xcca <LCD_init+0xc8>
     cce:	9c 83       	std	Y+4, r25	; 0x04
     cd0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     cd2:	8d 81       	ldd	r24, Y+5	; 0x05
     cd4:	9e 81       	ldd	r25, Y+6	; 0x06
     cd6:	01 97       	sbiw	r24, 0x01	; 1
     cd8:	9e 83       	std	Y+6, r25	; 0x06
     cda:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     cdc:	8d 81       	ldd	r24, Y+5	; 0x05
     cde:	9e 81       	ldd	r25, Y+6	; 0x06
     ce0:	00 97       	sbiw	r24, 0x00	; 0
     ce2:	69 f7       	brne	.-38     	; 0xcbe <LCD_init+0xbc>
     ce4:	14 c0       	rjmp	.+40     	; 0xd0e <LCD_init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ce6:	6f 81       	ldd	r22, Y+7	; 0x07
     ce8:	78 85       	ldd	r23, Y+8	; 0x08
     cea:	89 85       	ldd	r24, Y+9	; 0x09
     cec:	9a 85       	ldd	r25, Y+10	; 0x0a
     cee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     cf2:	dc 01       	movw	r26, r24
     cf4:	cb 01       	movw	r24, r22
     cf6:	9e 83       	std	Y+6, r25	; 0x06
     cf8:	8d 83       	std	Y+5, r24	; 0x05
     cfa:	8d 81       	ldd	r24, Y+5	; 0x05
     cfc:	9e 81       	ldd	r25, Y+6	; 0x06
     cfe:	9a 83       	std	Y+2, r25	; 0x02
     d00:	89 83       	std	Y+1, r24	; 0x01
     d02:	89 81       	ldd	r24, Y+1	; 0x01
     d04:	9a 81       	ldd	r25, Y+2	; 0x02
     d06:	01 97       	sbiw	r24, 0x01	; 1
     d08:	f1 f7       	brne	.-4      	; 0xd06 <LCD_init+0x104>
     d0a:	9a 83       	std	Y+2, r25	; 0x02
     d0c:	89 83       	std	Y+1, r24	; 0x01
	SetupPinDirection(DATA_BUS_PORT_ID,LCD_DATA_BUS_4BITMODE_PIN3_ID,OUTPUT_PIN);
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT1);
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE_INIT2);
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);
#elif (LCD_DATA_BITS_MODE==8)
	SetupPortDirection(DATA_BUS_PORT_ID,OUTPUT_PORT);
     d0e:	82 e0       	ldi	r24, 0x02	; 2
     d10:	6f ef       	ldi	r22, 0xFF	; 255
     d12:	0e 94 b3 0c 	call	0x1966	; 0x1966 <SetupPortDirection>
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE);
     d16:	88 e3       	ldi	r24, 0x38	; 56
     d18:	0e 94 9d 06 	call	0xd3a	; 0xd3a <LCD_sendCommand>
#endif
	LCD_sendCommand(LCD_CURSOR_OFF);
     d1c:	8c e0       	ldi	r24, 0x0C	; 12
     d1e:	0e 94 9d 06 	call	0xd3a	; 0xd3a <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND);
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	0e 94 9d 06 	call	0xd3a	; 0xd3a <LCD_sendCommand>

}
     d28:	2e 96       	adiw	r28, 0x0e	; 14
     d2a:	0f b6       	in	r0, 0x3f	; 63
     d2c:	f8 94       	cli
     d2e:	de bf       	out	0x3e, r29	; 62
     d30:	0f be       	out	0x3f, r0	; 63
     d32:	cd bf       	out	0x3d, r28	; 61
     d34:	cf 91       	pop	r28
     d36:	df 91       	pop	r29
     d38:	08 95       	ret

00000d3a <LCD_sendCommand>:



void LCD_sendCommand (uint8 command)
{
     d3a:	df 93       	push	r29
     d3c:	cf 93       	push	r28
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	6d 97       	sbiw	r28, 0x1d	; 29
     d44:	0f b6       	in	r0, 0x3f	; 63
     d46:	f8 94       	cli
     d48:	de bf       	out	0x3e, r29	; 62
     d4a:	0f be       	out	0x3f, r0	; 63
     d4c:	cd bf       	out	0x3d, r28	; 61
     d4e:	8d 8f       	std	Y+29, r24	; 0x1d
	Write_Pin(LCD_RS_BIT_PORT_ID,LCD_RS_BIT_PIN_ID,LOGIC_LOW);
     d50:	83 e0       	ldi	r24, 0x03	; 3
     d52:	65 e0       	ldi	r22, 0x05	; 5
     d54:	40 e0       	ldi	r20, 0x00	; 0
     d56:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
     d5a:	80 e0       	ldi	r24, 0x00	; 0
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	a0 e8       	ldi	r26, 0x80	; 128
     d60:	bf e3       	ldi	r27, 0x3F	; 63
     d62:	89 8f       	std	Y+25, r24	; 0x19
     d64:	9a 8f       	std	Y+26, r25	; 0x1a
     d66:	ab 8f       	std	Y+27, r26	; 0x1b
     d68:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d6a:	69 8d       	ldd	r22, Y+25	; 0x19
     d6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
     d6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
     d70:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d72:	20 e0       	ldi	r18, 0x00	; 0
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	4a e7       	ldi	r20, 0x7A	; 122
     d78:	55 e4       	ldi	r21, 0x45	; 69
     d7a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     d7e:	dc 01       	movw	r26, r24
     d80:	cb 01       	movw	r24, r22
     d82:	8d 8b       	std	Y+21, r24	; 0x15
     d84:	9e 8b       	std	Y+22, r25	; 0x16
     d86:	af 8b       	std	Y+23, r26	; 0x17
     d88:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     d8a:	6d 89       	ldd	r22, Y+21	; 0x15
     d8c:	7e 89       	ldd	r23, Y+22	; 0x16
     d8e:	8f 89       	ldd	r24, Y+23	; 0x17
     d90:	98 8d       	ldd	r25, Y+24	; 0x18
     d92:	20 e0       	ldi	r18, 0x00	; 0
     d94:	30 e0       	ldi	r19, 0x00	; 0
     d96:	40 e8       	ldi	r20, 0x80	; 128
     d98:	5f e3       	ldi	r21, 0x3F	; 63
     d9a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     d9e:	88 23       	and	r24, r24
     da0:	2c f4       	brge	.+10     	; 0xdac <LCD_sendCommand+0x72>
		__ticks = 1;
     da2:	81 e0       	ldi	r24, 0x01	; 1
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	9c 8b       	std	Y+20, r25	; 0x14
     da8:	8b 8b       	std	Y+19, r24	; 0x13
     daa:	3f c0       	rjmp	.+126    	; 0xe2a <LCD_sendCommand+0xf0>
	else if (__tmp > 65535)
     dac:	6d 89       	ldd	r22, Y+21	; 0x15
     dae:	7e 89       	ldd	r23, Y+22	; 0x16
     db0:	8f 89       	ldd	r24, Y+23	; 0x17
     db2:	98 8d       	ldd	r25, Y+24	; 0x18
     db4:	20 e0       	ldi	r18, 0x00	; 0
     db6:	3f ef       	ldi	r19, 0xFF	; 255
     db8:	4f e7       	ldi	r20, 0x7F	; 127
     dba:	57 e4       	ldi	r21, 0x47	; 71
     dbc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     dc0:	18 16       	cp	r1, r24
     dc2:	4c f5       	brge	.+82     	; 0xe16 <LCD_sendCommand+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     dc4:	69 8d       	ldd	r22, Y+25	; 0x19
     dc6:	7a 8d       	ldd	r23, Y+26	; 0x1a
     dc8:	8b 8d       	ldd	r24, Y+27	; 0x1b
     dca:	9c 8d       	ldd	r25, Y+28	; 0x1c
     dcc:	20 e0       	ldi	r18, 0x00	; 0
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	40 e2       	ldi	r20, 0x20	; 32
     dd2:	51 e4       	ldi	r21, 0x41	; 65
     dd4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     dd8:	dc 01       	movw	r26, r24
     dda:	cb 01       	movw	r24, r22
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     de4:	dc 01       	movw	r26, r24
     de6:	cb 01       	movw	r24, r22
     de8:	9c 8b       	std	Y+20, r25	; 0x14
     dea:	8b 8b       	std	Y+19, r24	; 0x13
     dec:	0f c0       	rjmp	.+30     	; 0xe0c <LCD_sendCommand+0xd2>
     dee:	80 e9       	ldi	r24, 0x90	; 144
     df0:	91 e0       	ldi	r25, 0x01	; 1
     df2:	9a 8b       	std	Y+18, r25	; 0x12
     df4:	89 8b       	std	Y+17, r24	; 0x11
     df6:	89 89       	ldd	r24, Y+17	; 0x11
     df8:	9a 89       	ldd	r25, Y+18	; 0x12
     dfa:	01 97       	sbiw	r24, 0x01	; 1
     dfc:	f1 f7       	brne	.-4      	; 0xdfa <LCD_sendCommand+0xc0>
     dfe:	9a 8b       	std	Y+18, r25	; 0x12
     e00:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e02:	8b 89       	ldd	r24, Y+19	; 0x13
     e04:	9c 89       	ldd	r25, Y+20	; 0x14
     e06:	01 97       	sbiw	r24, 0x01	; 1
     e08:	9c 8b       	std	Y+20, r25	; 0x14
     e0a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e0c:	8b 89       	ldd	r24, Y+19	; 0x13
     e0e:	9c 89       	ldd	r25, Y+20	; 0x14
     e10:	00 97       	sbiw	r24, 0x00	; 0
     e12:	69 f7       	brne	.-38     	; 0xdee <LCD_sendCommand+0xb4>
     e14:	14 c0       	rjmp	.+40     	; 0xe3e <LCD_sendCommand+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e16:	6d 89       	ldd	r22, Y+21	; 0x15
     e18:	7e 89       	ldd	r23, Y+22	; 0x16
     e1a:	8f 89       	ldd	r24, Y+23	; 0x17
     e1c:	98 8d       	ldd	r25, Y+24	; 0x18
     e1e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e22:	dc 01       	movw	r26, r24
     e24:	cb 01       	movw	r24, r22
     e26:	9c 8b       	std	Y+20, r25	; 0x14
     e28:	8b 8b       	std	Y+19, r24	; 0x13
     e2a:	8b 89       	ldd	r24, Y+19	; 0x13
     e2c:	9c 89       	ldd	r25, Y+20	; 0x14
     e2e:	98 8b       	std	Y+16, r25	; 0x10
     e30:	8f 87       	std	Y+15, r24	; 0x0f
     e32:	8f 85       	ldd	r24, Y+15	; 0x0f
     e34:	98 89       	ldd	r25, Y+16	; 0x10
     e36:	01 97       	sbiw	r24, 0x01	; 1
     e38:	f1 f7       	brne	.-4      	; 0xe36 <LCD_sendCommand+0xfc>
     e3a:	98 8b       	std	Y+16, r25	; 0x10
     e3c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_HIGH);
     e3e:	83 e0       	ldi	r24, 0x03	; 3
     e40:	67 e0       	ldi	r22, 0x07	; 7
     e42:	41 e0       	ldi	r20, 0x01	; 1
     e44:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	a0 e8       	ldi	r26, 0x80	; 128
     e4e:	bf e3       	ldi	r27, 0x3F	; 63
     e50:	8b 87       	std	Y+11, r24	; 0x0b
     e52:	9c 87       	std	Y+12, r25	; 0x0c
     e54:	ad 87       	std	Y+13, r26	; 0x0d
     e56:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e58:	6b 85       	ldd	r22, Y+11	; 0x0b
     e5a:	7c 85       	ldd	r23, Y+12	; 0x0c
     e5c:	8d 85       	ldd	r24, Y+13	; 0x0d
     e5e:	9e 85       	ldd	r25, Y+14	; 0x0e
     e60:	20 e0       	ldi	r18, 0x00	; 0
     e62:	30 e0       	ldi	r19, 0x00	; 0
     e64:	4a e7       	ldi	r20, 0x7A	; 122
     e66:	55 e4       	ldi	r21, 0x45	; 69
     e68:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e6c:	dc 01       	movw	r26, r24
     e6e:	cb 01       	movw	r24, r22
     e70:	8f 83       	std	Y+7, r24	; 0x07
     e72:	98 87       	std	Y+8, r25	; 0x08
     e74:	a9 87       	std	Y+9, r26	; 0x09
     e76:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     e78:	6f 81       	ldd	r22, Y+7	; 0x07
     e7a:	78 85       	ldd	r23, Y+8	; 0x08
     e7c:	89 85       	ldd	r24, Y+9	; 0x09
     e7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e80:	20 e0       	ldi	r18, 0x00	; 0
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	40 e8       	ldi	r20, 0x80	; 128
     e86:	5f e3       	ldi	r21, 0x3F	; 63
     e88:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     e8c:	88 23       	and	r24, r24
     e8e:	2c f4       	brge	.+10     	; 0xe9a <LCD_sendCommand+0x160>
		__ticks = 1;
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	9e 83       	std	Y+6, r25	; 0x06
     e96:	8d 83       	std	Y+5, r24	; 0x05
     e98:	3f c0       	rjmp	.+126    	; 0xf18 <LCD_sendCommand+0x1de>
	else if (__tmp > 65535)
     e9a:	6f 81       	ldd	r22, Y+7	; 0x07
     e9c:	78 85       	ldd	r23, Y+8	; 0x08
     e9e:	89 85       	ldd	r24, Y+9	; 0x09
     ea0:	9a 85       	ldd	r25, Y+10	; 0x0a
     ea2:	20 e0       	ldi	r18, 0x00	; 0
     ea4:	3f ef       	ldi	r19, 0xFF	; 255
     ea6:	4f e7       	ldi	r20, 0x7F	; 127
     ea8:	57 e4       	ldi	r21, 0x47	; 71
     eaa:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     eae:	18 16       	cp	r1, r24
     eb0:	4c f5       	brge	.+82     	; 0xf04 <LCD_sendCommand+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eb2:	6b 85       	ldd	r22, Y+11	; 0x0b
     eb4:	7c 85       	ldd	r23, Y+12	; 0x0c
     eb6:	8d 85       	ldd	r24, Y+13	; 0x0d
     eb8:	9e 85       	ldd	r25, Y+14	; 0x0e
     eba:	20 e0       	ldi	r18, 0x00	; 0
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	40 e2       	ldi	r20, 0x20	; 32
     ec0:	51 e4       	ldi	r21, 0x41	; 65
     ec2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     ec6:	dc 01       	movw	r26, r24
     ec8:	cb 01       	movw	r24, r22
     eca:	bc 01       	movw	r22, r24
     ecc:	cd 01       	movw	r24, r26
     ece:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     ed2:	dc 01       	movw	r26, r24
     ed4:	cb 01       	movw	r24, r22
     ed6:	9e 83       	std	Y+6, r25	; 0x06
     ed8:	8d 83       	std	Y+5, r24	; 0x05
     eda:	0f c0       	rjmp	.+30     	; 0xefa <LCD_sendCommand+0x1c0>
     edc:	80 e9       	ldi	r24, 0x90	; 144
     ede:	91 e0       	ldi	r25, 0x01	; 1
     ee0:	9c 83       	std	Y+4, r25	; 0x04
     ee2:	8b 83       	std	Y+3, r24	; 0x03
     ee4:	8b 81       	ldd	r24, Y+3	; 0x03
     ee6:	9c 81       	ldd	r25, Y+4	; 0x04
     ee8:	01 97       	sbiw	r24, 0x01	; 1
     eea:	f1 f7       	brne	.-4      	; 0xee8 <LCD_sendCommand+0x1ae>
     eec:	9c 83       	std	Y+4, r25	; 0x04
     eee:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ef0:	8d 81       	ldd	r24, Y+5	; 0x05
     ef2:	9e 81       	ldd	r25, Y+6	; 0x06
     ef4:	01 97       	sbiw	r24, 0x01	; 1
     ef6:	9e 83       	std	Y+6, r25	; 0x06
     ef8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     efa:	8d 81       	ldd	r24, Y+5	; 0x05
     efc:	9e 81       	ldd	r25, Y+6	; 0x06
     efe:	00 97       	sbiw	r24, 0x00	; 0
     f00:	69 f7       	brne	.-38     	; 0xedc <LCD_sendCommand+0x1a2>
     f02:	14 c0       	rjmp	.+40     	; 0xf2c <LCD_sendCommand+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f04:	6f 81       	ldd	r22, Y+7	; 0x07
     f06:	78 85       	ldd	r23, Y+8	; 0x08
     f08:	89 85       	ldd	r24, Y+9	; 0x09
     f0a:	9a 85       	ldd	r25, Y+10	; 0x0a
     f0c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f10:	dc 01       	movw	r26, r24
     f12:	cb 01       	movw	r24, r22
     f14:	9e 83       	std	Y+6, r25	; 0x06
     f16:	8d 83       	std	Y+5, r24	; 0x05
     f18:	8d 81       	ldd	r24, Y+5	; 0x05
     f1a:	9e 81       	ldd	r25, Y+6	; 0x06
     f1c:	9a 83       	std	Y+2, r25	; 0x02
     f1e:	89 83       	std	Y+1, r24	; 0x01
     f20:	89 81       	ldd	r24, Y+1	; 0x01
     f22:	9a 81       	ldd	r25, Y+2	; 0x02
     f24:	01 97       	sbiw	r24, 0x01	; 1
     f26:	f1 f7       	brne	.-4      	; 0xf24 <LCD_sendCommand+0x1ea>
     f28:	9a 83       	std	Y+2, r25	; 0x02
     f2a:	89 83       	std	Y+1, r24	; 0x01
	Write_Pin(DATA_BUS_PORT_ID,LCD_DATA_BUS_4BITMODE_PIN2_ID,GET_BIT(command,2));
	Write_Pin(DATA_BUS_PORT_ID,LCD_DATA_BUS_4BITMODE_PIN3_ID,GET_BIT(command,3));
_delay_ms(1);
Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_LOW);
#elif (LCD_DATA_BITS_MODE==8)
Write_Port(DATA_BUS_PORT_ID,command);
     f2c:	82 e0       	ldi	r24, 0x02	; 2
     f2e:	6d 8d       	ldd	r22, Y+29	; 0x1d
     f30:	0e 94 f4 0c 	call	0x19e8	; 0x19e8 <Write_Port>
Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_LOW);
     f34:	83 e0       	ldi	r24, 0x03	; 3
     f36:	67 e0       	ldi	r22, 0x07	; 7
     f38:	40 e0       	ldi	r20, 0x00	; 0
     f3a:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
#endif
}
     f3e:	6d 96       	adiw	r28, 0x1d	; 29
     f40:	0f b6       	in	r0, 0x3f	; 63
     f42:	f8 94       	cli
     f44:	de bf       	out	0x3e, r29	; 62
     f46:	0f be       	out	0x3f, r0	; 63
     f48:	cd bf       	out	0x3d, r28	; 61
     f4a:	cf 91       	pop	r28
     f4c:	df 91       	pop	r29
     f4e:	08 95       	ret

00000f50 <LCD_sendCharacter>:
void LCD_sendCharacter (uint8 character)
{
     f50:	df 93       	push	r29
     f52:	cf 93       	push	r28
     f54:	cd b7       	in	r28, 0x3d	; 61
     f56:	de b7       	in	r29, 0x3e	; 62
     f58:	6d 97       	sbiw	r28, 0x1d	; 29
     f5a:	0f b6       	in	r0, 0x3f	; 63
     f5c:	f8 94       	cli
     f5e:	de bf       	out	0x3e, r29	; 62
     f60:	0f be       	out	0x3f, r0	; 63
     f62:	cd bf       	out	0x3d, r28	; 61
     f64:	8d 8f       	std	Y+29, r24	; 0x1d
	Write_Pin(LCD_RS_BIT_PORT_ID,LCD_RS_BIT_PIN_ID,LOGIC_HIGH);
     f66:	83 e0       	ldi	r24, 0x03	; 3
     f68:	65 e0       	ldi	r22, 0x05	; 5
     f6a:	41 e0       	ldi	r20, 0x01	; 1
     f6c:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
     f70:	80 e0       	ldi	r24, 0x00	; 0
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	a0 e8       	ldi	r26, 0x80	; 128
     f76:	bf e3       	ldi	r27, 0x3F	; 63
     f78:	89 8f       	std	Y+25, r24	; 0x19
     f7a:	9a 8f       	std	Y+26, r25	; 0x1a
     f7c:	ab 8f       	std	Y+27, r26	; 0x1b
     f7e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f80:	69 8d       	ldd	r22, Y+25	; 0x19
     f82:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f84:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f86:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f88:	20 e0       	ldi	r18, 0x00	; 0
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	4a e7       	ldi	r20, 0x7A	; 122
     f8e:	55 e4       	ldi	r21, 0x45	; 69
     f90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f94:	dc 01       	movw	r26, r24
     f96:	cb 01       	movw	r24, r22
     f98:	8d 8b       	std	Y+21, r24	; 0x15
     f9a:	9e 8b       	std	Y+22, r25	; 0x16
     f9c:	af 8b       	std	Y+23, r26	; 0x17
     f9e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     fa0:	6d 89       	ldd	r22, Y+21	; 0x15
     fa2:	7e 89       	ldd	r23, Y+22	; 0x16
     fa4:	8f 89       	ldd	r24, Y+23	; 0x17
     fa6:	98 8d       	ldd	r25, Y+24	; 0x18
     fa8:	20 e0       	ldi	r18, 0x00	; 0
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	40 e8       	ldi	r20, 0x80	; 128
     fae:	5f e3       	ldi	r21, 0x3F	; 63
     fb0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     fb4:	88 23       	and	r24, r24
     fb6:	2c f4       	brge	.+10     	; 0xfc2 <LCD_sendCharacter+0x72>
		__ticks = 1;
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	9c 8b       	std	Y+20, r25	; 0x14
     fbe:	8b 8b       	std	Y+19, r24	; 0x13
     fc0:	3f c0       	rjmp	.+126    	; 0x1040 <LCD_sendCharacter+0xf0>
	else if (__tmp > 65535)
     fc2:	6d 89       	ldd	r22, Y+21	; 0x15
     fc4:	7e 89       	ldd	r23, Y+22	; 0x16
     fc6:	8f 89       	ldd	r24, Y+23	; 0x17
     fc8:	98 8d       	ldd	r25, Y+24	; 0x18
     fca:	20 e0       	ldi	r18, 0x00	; 0
     fcc:	3f ef       	ldi	r19, 0xFF	; 255
     fce:	4f e7       	ldi	r20, 0x7F	; 127
     fd0:	57 e4       	ldi	r21, 0x47	; 71
     fd2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     fd6:	18 16       	cp	r1, r24
     fd8:	4c f5       	brge	.+82     	; 0x102c <LCD_sendCharacter+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fda:	69 8d       	ldd	r22, Y+25	; 0x19
     fdc:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fde:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fe0:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	40 e2       	ldi	r20, 0x20	; 32
     fe8:	51 e4       	ldi	r21, 0x41	; 65
     fea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     fee:	dc 01       	movw	r26, r24
     ff0:	cb 01       	movw	r24, r22
     ff2:	bc 01       	movw	r22, r24
     ff4:	cd 01       	movw	r24, r26
     ff6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     ffa:	dc 01       	movw	r26, r24
     ffc:	cb 01       	movw	r24, r22
     ffe:	9c 8b       	std	Y+20, r25	; 0x14
    1000:	8b 8b       	std	Y+19, r24	; 0x13
    1002:	0f c0       	rjmp	.+30     	; 0x1022 <LCD_sendCharacter+0xd2>
    1004:	80 e9       	ldi	r24, 0x90	; 144
    1006:	91 e0       	ldi	r25, 0x01	; 1
    1008:	9a 8b       	std	Y+18, r25	; 0x12
    100a:	89 8b       	std	Y+17, r24	; 0x11
    100c:	89 89       	ldd	r24, Y+17	; 0x11
    100e:	9a 89       	ldd	r25, Y+18	; 0x12
    1010:	01 97       	sbiw	r24, 0x01	; 1
    1012:	f1 f7       	brne	.-4      	; 0x1010 <LCD_sendCharacter+0xc0>
    1014:	9a 8b       	std	Y+18, r25	; 0x12
    1016:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1018:	8b 89       	ldd	r24, Y+19	; 0x13
    101a:	9c 89       	ldd	r25, Y+20	; 0x14
    101c:	01 97       	sbiw	r24, 0x01	; 1
    101e:	9c 8b       	std	Y+20, r25	; 0x14
    1020:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1022:	8b 89       	ldd	r24, Y+19	; 0x13
    1024:	9c 89       	ldd	r25, Y+20	; 0x14
    1026:	00 97       	sbiw	r24, 0x00	; 0
    1028:	69 f7       	brne	.-38     	; 0x1004 <LCD_sendCharacter+0xb4>
    102a:	14 c0       	rjmp	.+40     	; 0x1054 <LCD_sendCharacter+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    102c:	6d 89       	ldd	r22, Y+21	; 0x15
    102e:	7e 89       	ldd	r23, Y+22	; 0x16
    1030:	8f 89       	ldd	r24, Y+23	; 0x17
    1032:	98 8d       	ldd	r25, Y+24	; 0x18
    1034:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1038:	dc 01       	movw	r26, r24
    103a:	cb 01       	movw	r24, r22
    103c:	9c 8b       	std	Y+20, r25	; 0x14
    103e:	8b 8b       	std	Y+19, r24	; 0x13
    1040:	8b 89       	ldd	r24, Y+19	; 0x13
    1042:	9c 89       	ldd	r25, Y+20	; 0x14
    1044:	98 8b       	std	Y+16, r25	; 0x10
    1046:	8f 87       	std	Y+15, r24	; 0x0f
    1048:	8f 85       	ldd	r24, Y+15	; 0x0f
    104a:	98 89       	ldd	r25, Y+16	; 0x10
    104c:	01 97       	sbiw	r24, 0x01	; 1
    104e:	f1 f7       	brne	.-4      	; 0x104c <LCD_sendCharacter+0xfc>
    1050:	98 8b       	std	Y+16, r25	; 0x10
    1052:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_HIGH);
    1054:	83 e0       	ldi	r24, 0x03	; 3
    1056:	67 e0       	ldi	r22, 0x07	; 7
    1058:	41 e0       	ldi	r20, 0x01	; 1
    105a:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
    105e:	80 e0       	ldi	r24, 0x00	; 0
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	a0 e8       	ldi	r26, 0x80	; 128
    1064:	bf e3       	ldi	r27, 0x3F	; 63
    1066:	8b 87       	std	Y+11, r24	; 0x0b
    1068:	9c 87       	std	Y+12, r25	; 0x0c
    106a:	ad 87       	std	Y+13, r26	; 0x0d
    106c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    106e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1070:	7c 85       	ldd	r23, Y+12	; 0x0c
    1072:	8d 85       	ldd	r24, Y+13	; 0x0d
    1074:	9e 85       	ldd	r25, Y+14	; 0x0e
    1076:	20 e0       	ldi	r18, 0x00	; 0
    1078:	30 e0       	ldi	r19, 0x00	; 0
    107a:	4a e7       	ldi	r20, 0x7A	; 122
    107c:	55 e4       	ldi	r21, 0x45	; 69
    107e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1082:	dc 01       	movw	r26, r24
    1084:	cb 01       	movw	r24, r22
    1086:	8f 83       	std	Y+7, r24	; 0x07
    1088:	98 87       	std	Y+8, r25	; 0x08
    108a:	a9 87       	std	Y+9, r26	; 0x09
    108c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    108e:	6f 81       	ldd	r22, Y+7	; 0x07
    1090:	78 85       	ldd	r23, Y+8	; 0x08
    1092:	89 85       	ldd	r24, Y+9	; 0x09
    1094:	9a 85       	ldd	r25, Y+10	; 0x0a
    1096:	20 e0       	ldi	r18, 0x00	; 0
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	40 e8       	ldi	r20, 0x80	; 128
    109c:	5f e3       	ldi	r21, 0x3F	; 63
    109e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    10a2:	88 23       	and	r24, r24
    10a4:	2c f4       	brge	.+10     	; 0x10b0 <LCD_sendCharacter+0x160>
		__ticks = 1;
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	9e 83       	std	Y+6, r25	; 0x06
    10ac:	8d 83       	std	Y+5, r24	; 0x05
    10ae:	3f c0       	rjmp	.+126    	; 0x112e <LCD_sendCharacter+0x1de>
	else if (__tmp > 65535)
    10b0:	6f 81       	ldd	r22, Y+7	; 0x07
    10b2:	78 85       	ldd	r23, Y+8	; 0x08
    10b4:	89 85       	ldd	r24, Y+9	; 0x09
    10b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	3f ef       	ldi	r19, 0xFF	; 255
    10bc:	4f e7       	ldi	r20, 0x7F	; 127
    10be:	57 e4       	ldi	r21, 0x47	; 71
    10c0:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    10c4:	18 16       	cp	r1, r24
    10c6:	4c f5       	brge	.+82     	; 0x111a <LCD_sendCharacter+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    10ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    10cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    10ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    10d0:	20 e0       	ldi	r18, 0x00	; 0
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	40 e2       	ldi	r20, 0x20	; 32
    10d6:	51 e4       	ldi	r21, 0x41	; 65
    10d8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    10dc:	dc 01       	movw	r26, r24
    10de:	cb 01       	movw	r24, r22
    10e0:	bc 01       	movw	r22, r24
    10e2:	cd 01       	movw	r24, r26
    10e4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    10e8:	dc 01       	movw	r26, r24
    10ea:	cb 01       	movw	r24, r22
    10ec:	9e 83       	std	Y+6, r25	; 0x06
    10ee:	8d 83       	std	Y+5, r24	; 0x05
    10f0:	0f c0       	rjmp	.+30     	; 0x1110 <LCD_sendCharacter+0x1c0>
    10f2:	80 e9       	ldi	r24, 0x90	; 144
    10f4:	91 e0       	ldi	r25, 0x01	; 1
    10f6:	9c 83       	std	Y+4, r25	; 0x04
    10f8:	8b 83       	std	Y+3, r24	; 0x03
    10fa:	8b 81       	ldd	r24, Y+3	; 0x03
    10fc:	9c 81       	ldd	r25, Y+4	; 0x04
    10fe:	01 97       	sbiw	r24, 0x01	; 1
    1100:	f1 f7       	brne	.-4      	; 0x10fe <LCD_sendCharacter+0x1ae>
    1102:	9c 83       	std	Y+4, r25	; 0x04
    1104:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1106:	8d 81       	ldd	r24, Y+5	; 0x05
    1108:	9e 81       	ldd	r25, Y+6	; 0x06
    110a:	01 97       	sbiw	r24, 0x01	; 1
    110c:	9e 83       	std	Y+6, r25	; 0x06
    110e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1110:	8d 81       	ldd	r24, Y+5	; 0x05
    1112:	9e 81       	ldd	r25, Y+6	; 0x06
    1114:	00 97       	sbiw	r24, 0x00	; 0
    1116:	69 f7       	brne	.-38     	; 0x10f2 <LCD_sendCharacter+0x1a2>
    1118:	14 c0       	rjmp	.+40     	; 0x1142 <LCD_sendCharacter+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    111a:	6f 81       	ldd	r22, Y+7	; 0x07
    111c:	78 85       	ldd	r23, Y+8	; 0x08
    111e:	89 85       	ldd	r24, Y+9	; 0x09
    1120:	9a 85       	ldd	r25, Y+10	; 0x0a
    1122:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1126:	dc 01       	movw	r26, r24
    1128:	cb 01       	movw	r24, r22
    112a:	9e 83       	std	Y+6, r25	; 0x06
    112c:	8d 83       	std	Y+5, r24	; 0x05
    112e:	8d 81       	ldd	r24, Y+5	; 0x05
    1130:	9e 81       	ldd	r25, Y+6	; 0x06
    1132:	9a 83       	std	Y+2, r25	; 0x02
    1134:	89 83       	std	Y+1, r24	; 0x01
    1136:	89 81       	ldd	r24, Y+1	; 0x01
    1138:	9a 81       	ldd	r25, Y+2	; 0x02
    113a:	01 97       	sbiw	r24, 0x01	; 1
    113c:	f1 f7       	brne	.-4      	; 0x113a <LCD_sendCharacter+0x1ea>
    113e:	9a 83       	std	Y+2, r25	; 0x02
    1140:	89 83       	std	Y+1, r24	; 0x01
	Write_Pin(DATA_BUS_PORT_ID,LCD_DATA_BUS_4BITMODE_PIN2_ID,GET_BIT(character,2));
	Write_Pin(DATA_BUS_PORT_ID,LCD_DATA_BUS_4BITMODE_PIN3_ID,GET_BIT(character,3));
_delay_ms(1);
Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_LOW);
#elif (LCD_DATA_BITS_MODE==8)
Write_Port(DATA_BUS_PORT_ID,character);
    1142:	82 e0       	ldi	r24, 0x02	; 2
    1144:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1146:	0e 94 f4 0c 	call	0x19e8	; 0x19e8 <Write_Port>
Write_Pin(LCD_E_BIT_PORT_ID,LCD_E_BIT_PIN_ID,LOGIC_LOW);
    114a:	83 e0       	ldi	r24, 0x03	; 3
    114c:	67 e0       	ldi	r22, 0x07	; 7
    114e:	40 e0       	ldi	r20, 0x00	; 0
    1150:	0e 94 44 0b 	call	0x1688	; 0x1688 <Write_Pin>
#endif
}
    1154:	6d 96       	adiw	r28, 0x1d	; 29
    1156:	0f b6       	in	r0, 0x3f	; 63
    1158:	f8 94       	cli
    115a:	de bf       	out	0x3e, r29	; 62
    115c:	0f be       	out	0x3f, r0	; 63
    115e:	cd bf       	out	0x3d, r28	; 61
    1160:	cf 91       	pop	r28
    1162:	df 91       	pop	r29
    1164:	08 95       	ret

00001166 <LCD_sendString>:


void LCD_sendString(const char *sptr)
{
    1166:	df 93       	push	r29
    1168:	cf 93       	push	r28
    116a:	00 d0       	rcall	.+0      	; 0x116c <LCD_sendString+0x6>
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
    1170:	9a 83       	std	Y+2, r25	; 0x02
    1172:	89 83       	std	Y+1, r24	; 0x01
    1174:	0a c0       	rjmp	.+20     	; 0x118a <LCD_sendString+0x24>
	while(*sptr!='\0')
	{
		LCD_sendCharacter(*sptr);
    1176:	e9 81       	ldd	r30, Y+1	; 0x01
    1178:	fa 81       	ldd	r31, Y+2	; 0x02
    117a:	80 81       	ld	r24, Z
    117c:	0e 94 a8 07 	call	0xf50	; 0xf50 <LCD_sendCharacter>
		sptr++;
    1180:	89 81       	ldd	r24, Y+1	; 0x01
    1182:	9a 81       	ldd	r25, Y+2	; 0x02
    1184:	01 96       	adiw	r24, 0x01	; 1
    1186:	9a 83       	std	Y+2, r25	; 0x02
    1188:	89 83       	std	Y+1, r24	; 0x01
}


void LCD_sendString(const char *sptr)
{
	while(*sptr!='\0')
    118a:	e9 81       	ldd	r30, Y+1	; 0x01
    118c:	fa 81       	ldd	r31, Y+2	; 0x02
    118e:	80 81       	ld	r24, Z
    1190:	88 23       	and	r24, r24
    1192:	89 f7       	brne	.-30     	; 0x1176 <LCD_sendString+0x10>
	{
		LCD_sendCharacter(*sptr);
		sptr++;
	}
}
    1194:	0f 90       	pop	r0
    1196:	0f 90       	pop	r0
    1198:	cf 91       	pop	r28
    119a:	df 91       	pop	r29
    119c:	08 95       	ret

0000119e <LCD_moveCursor>:
void LCD_moveCursor(uint8 row,uint8 col)
{
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	00 d0       	rcall	.+0      	; 0x11a4 <LCD_moveCursor+0x6>
    11a4:	00 d0       	rcall	.+0      	; 0x11a6 <LCD_moveCursor+0x8>
    11a6:	0f 92       	push	r0
    11a8:	cd b7       	in	r28, 0x3d	; 61
    11aa:	de b7       	in	r29, 0x3e	; 62
    11ac:	8a 83       	std	Y+2, r24	; 0x02
    11ae:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    11b0:	8a 81       	ldd	r24, Y+2	; 0x02
    11b2:	28 2f       	mov	r18, r24
    11b4:	30 e0       	ldi	r19, 0x00	; 0
    11b6:	3d 83       	std	Y+5, r19	; 0x05
    11b8:	2c 83       	std	Y+4, r18	; 0x04
    11ba:	8c 81       	ldd	r24, Y+4	; 0x04
    11bc:	9d 81       	ldd	r25, Y+5	; 0x05
    11be:	81 30       	cpi	r24, 0x01	; 1
    11c0:	91 05       	cpc	r25, r1
    11c2:	c1 f0       	breq	.+48     	; 0x11f4 <LCD_moveCursor+0x56>
    11c4:	2c 81       	ldd	r18, Y+4	; 0x04
    11c6:	3d 81       	ldd	r19, Y+5	; 0x05
    11c8:	22 30       	cpi	r18, 0x02	; 2
    11ca:	31 05       	cpc	r19, r1
    11cc:	2c f4       	brge	.+10     	; 0x11d8 <LCD_moveCursor+0x3a>
    11ce:	8c 81       	ldd	r24, Y+4	; 0x04
    11d0:	9d 81       	ldd	r25, Y+5	; 0x05
    11d2:	00 97       	sbiw	r24, 0x00	; 0
    11d4:	61 f0       	breq	.+24     	; 0x11ee <LCD_moveCursor+0x50>
    11d6:	19 c0       	rjmp	.+50     	; 0x120a <LCD_moveCursor+0x6c>
    11d8:	2c 81       	ldd	r18, Y+4	; 0x04
    11da:	3d 81       	ldd	r19, Y+5	; 0x05
    11dc:	22 30       	cpi	r18, 0x02	; 2
    11de:	31 05       	cpc	r19, r1
    11e0:	69 f0       	breq	.+26     	; 0x11fc <LCD_moveCursor+0x5e>
    11e2:	8c 81       	ldd	r24, Y+4	; 0x04
    11e4:	9d 81       	ldd	r25, Y+5	; 0x05
    11e6:	83 30       	cpi	r24, 0x03	; 3
    11e8:	91 05       	cpc	r25, r1
    11ea:	61 f0       	breq	.+24     	; 0x1204 <LCD_moveCursor+0x66>
    11ec:	0e c0       	rjmp	.+28     	; 0x120a <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    11ee:	8b 81       	ldd	r24, Y+3	; 0x03
    11f0:	89 83       	std	Y+1, r24	; 0x01
    11f2:	0b c0       	rjmp	.+22     	; 0x120a <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    11f4:	8b 81       	ldd	r24, Y+3	; 0x03
    11f6:	80 5c       	subi	r24, 0xC0	; 192
    11f8:	89 83       	std	Y+1, r24	; 0x01
    11fa:	07 c0       	rjmp	.+14     	; 0x120a <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    11fc:	8b 81       	ldd	r24, Y+3	; 0x03
    11fe:	80 5f       	subi	r24, 0xF0	; 240
    1200:	89 83       	std	Y+1, r24	; 0x01
    1202:	03 c0       	rjmp	.+6      	; 0x120a <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    1204:	8b 81       	ldd	r24, Y+3	; 0x03
    1206:	80 5b       	subi	r24, 0xB0	; 176
    1208:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    120a:	89 81       	ldd	r24, Y+1	; 0x01
    120c:	80 68       	ori	r24, 0x80	; 128
    120e:	0e 94 9d 06 	call	0xd3a	; 0xd3a <LCD_sendCommand>
}
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	cf 91       	pop	r28
    121e:	df 91       	pop	r29
    1220:	08 95       	ret

00001222 <LCD_displayStringRowColumn>:
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    1222:	df 93       	push	r29
    1224:	cf 93       	push	r28
    1226:	00 d0       	rcall	.+0      	; 0x1228 <LCD_displayStringRowColumn+0x6>
    1228:	00 d0       	rcall	.+0      	; 0x122a <LCD_displayStringRowColumn+0x8>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	89 83       	std	Y+1, r24	; 0x01
    1230:	6a 83       	std	Y+2, r22	; 0x02
    1232:	5c 83       	std	Y+4, r21	; 0x04
    1234:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    1236:	89 81       	ldd	r24, Y+1	; 0x01
    1238:	6a 81       	ldd	r22, Y+2	; 0x02
    123a:	0e 94 cf 08 	call	0x119e	; 0x119e <LCD_moveCursor>
	LCD_sendString(Str); /* display the string */
    123e:	8b 81       	ldd	r24, Y+3	; 0x03
    1240:	9c 81       	ldd	r25, Y+4	; 0x04
    1242:	0e 94 b3 08 	call	0x1166	; 0x1166 <LCD_sendString>
}
    1246:	0f 90       	pop	r0
    1248:	0f 90       	pop	r0
    124a:	0f 90       	pop	r0
    124c:	0f 90       	pop	r0
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	08 95       	ret

00001254 <LCD_intgerToString>:
void LCD_intgerToString(int data)
{
    1254:	df 93       	push	r29
    1256:	cf 93       	push	r28
    1258:	cd b7       	in	r28, 0x3d	; 61
    125a:	de b7       	in	r29, 0x3e	; 62
    125c:	62 97       	sbiw	r28, 0x12	; 18
    125e:	0f b6       	in	r0, 0x3f	; 63
    1260:	f8 94       	cli
    1262:	de bf       	out	0x3e, r29	; 62
    1264:	0f be       	out	0x3f, r0	; 63
    1266:	cd bf       	out	0x3d, r28	; 61
    1268:	9a 8b       	std	Y+18, r25	; 0x12
    126a:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    126c:	89 89       	ldd	r24, Y+17	; 0x11
    126e:	9a 89       	ldd	r25, Y+18	; 0x12
    1270:	9e 01       	movw	r18, r28
    1272:	2f 5f       	subi	r18, 0xFF	; 255
    1274:	3f 4f       	sbci	r19, 0xFF	; 255
    1276:	b9 01       	movw	r22, r18
    1278:	4a e0       	ldi	r20, 0x0A	; 10
    127a:	50 e0       	ldi	r21, 0x00	; 0
    127c:	0e 94 1d 0f 	call	0x1e3a	; 0x1e3a <itoa>
   LCD_sendString(buff); /* Display the string */
    1280:	ce 01       	movw	r24, r28
    1282:	01 96       	adiw	r24, 0x01	; 1
    1284:	0e 94 b3 08 	call	0x1166	; 0x1166 <LCD_sendString>
}
    1288:	62 96       	adiw	r28, 0x12	; 18
    128a:	0f b6       	in	r0, 0x3f	; 63
    128c:	f8 94       	cli
    128e:	de bf       	out	0x3e, r29	; 62
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	cd bf       	out	0x3d, r28	; 61
    1294:	cf 91       	pop	r28
    1296:	df 91       	pop	r29
    1298:	08 95       	ret

0000129a <LCD_clearScreen>:
void LCD_clearScreen(void)
{
    129a:	df 93       	push	r29
    129c:	cf 93       	push	r28
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    12a2:	81 e0       	ldi	r24, 0x01	; 1
    12a4:	0e 94 9d 06 	call	0xd3a	; 0xd3a <LCD_sendCommand>
}
    12a8:	cf 91       	pop	r28
    12aa:	df 91       	pop	r29
    12ac:	08 95       	ret

000012ae <main>:
#include "DC_motor.h"
#include "LCD.h"
#include "PWM.h"
#include "util/delay.h"
int main()
{
    12ae:	df 93       	push	r29
    12b0:	cf 93       	push	r28
    12b2:	cd b7       	in	r28, 0x3d	; 61
    12b4:	de b7       	in	r29, 0x3e	; 62
    12b6:	2f 97       	sbiw	r28, 0x0f	; 15
    12b8:	0f b6       	in	r0, 0x3f	; 63
    12ba:	f8 94       	cli
    12bc:	de bf       	out	0x3e, r29	; 62
    12be:	0f be       	out	0x3f, r0	; 63
    12c0:	cd bf       	out	0x3d, r28	; 61
	uint8 num;
	UART_INIT INIT_OBJ={async,Disabled,_1_Stop_Bit,_8_Bit_Mode,Double_speed,9600};
    12c2:	ce 01       	movw	r24, r28
    12c4:	02 96       	adiw	r24, 0x02	; 2
    12c6:	9c 87       	std	Y+12, r25	; 0x0c
    12c8:	8b 87       	std	Y+11, r24	; 0x0b
    12ca:	e1 ed       	ldi	r30, 0xD1	; 209
    12cc:	f0 e0       	ldi	r31, 0x00	; 0
    12ce:	fe 87       	std	Y+14, r31	; 0x0e
    12d0:	ed 87       	std	Y+13, r30	; 0x0d
    12d2:	f9 e0       	ldi	r31, 0x09	; 9
    12d4:	ff 87       	std	Y+15, r31	; 0x0f
    12d6:	ed 85       	ldd	r30, Y+13	; 0x0d
    12d8:	fe 85       	ldd	r31, Y+14	; 0x0e
    12da:	00 80       	ld	r0, Z
    12dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    12de:	9e 85       	ldd	r25, Y+14	; 0x0e
    12e0:	01 96       	adiw	r24, 0x01	; 1
    12e2:	9e 87       	std	Y+14, r25	; 0x0e
    12e4:	8d 87       	std	Y+13, r24	; 0x0d
    12e6:	eb 85       	ldd	r30, Y+11	; 0x0b
    12e8:	fc 85       	ldd	r31, Y+12	; 0x0c
    12ea:	00 82       	st	Z, r0
    12ec:	8b 85       	ldd	r24, Y+11	; 0x0b
    12ee:	9c 85       	ldd	r25, Y+12	; 0x0c
    12f0:	01 96       	adiw	r24, 0x01	; 1
    12f2:	9c 87       	std	Y+12, r25	; 0x0c
    12f4:	8b 87       	std	Y+11, r24	; 0x0b
    12f6:	9f 85       	ldd	r25, Y+15	; 0x0f
    12f8:	91 50       	subi	r25, 0x01	; 1
    12fa:	9f 87       	std	Y+15, r25	; 0x0f
    12fc:	ef 85       	ldd	r30, Y+15	; 0x0f
    12fe:	ee 23       	and	r30, r30
    1300:	51 f7       	brne	.-44     	; 0x12d6 <main+0x28>
	LCD_init();
    1302:	0e 94 01 06 	call	0xc02	; 0xc02 <LCD_init>
	DcMotor_Init();
    1306:	0e 94 9b 05 	call	0xb36	; 0xb36 <DcMotor_Init>
	UART_init(&INIT_OBJ);
    130a:	ce 01       	movw	r24, r28
    130c:	02 96       	adiw	r24, 0x02	; 2
    130e:	0e 94 91 0d 	call	0x1b22	; 0x1b22 <UART_init>
	LCD_displayStringRowColumn(0,0,"Motor is    ");
    1312:	20 e6       	ldi	r18, 0x60	; 96
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	80 e0       	ldi	r24, 0x00	; 0
    1318:	60 e0       	ldi	r22, 0x00	; 0
    131a:	a9 01       	movw	r20, r18
    131c:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
	LCD_displayStringRowColumn(1,0,"Speed is    ");
    1320:	2d e6       	ldi	r18, 0x6D	; 109
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	81 e0       	ldi	r24, 0x01	; 1
    1326:	60 e0       	ldi	r22, 0x00	; 0
    1328:	a9 01       	movw	r20, r18
    132a:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
	while(1)
	{

		num=UART_recieveByte();
    132e:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <UART_recieveByte>
    1332:	89 83       	std	Y+1, r24	; 0x01

		if(num==13)
    1334:	89 81       	ldd	r24, Y+1	; 0x01
    1336:	8d 30       	cpi	r24, 0x0D	; 13
    1338:	99 f4       	brne	.+38     	; 0x1360 <main+0xb2>
		{


			DcMotor_Rotate(OFF,0);
    133a:	80 e0       	ldi	r24, 0x00	; 0
    133c:	60 e0       	ldi	r22, 0x00	; 0
    133e:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"OFF        ");
    1342:	2a e7       	ldi	r18, 0x7A	; 122
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	80 e0       	ldi	r24, 0x00	; 0
    1348:	69 e0       	ldi	r22, 0x09	; 9
    134a:	a9 01       	movw	r20, r18
    134c:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"0          ");
    1350:	26 e8       	ldi	r18, 0x86	; 134
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	69 e0       	ldi	r22, 0x09	; 9
    1358:	a9 01       	movw	r20, r18
    135a:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    135e:	e7 cf       	rjmp	.-50     	; 0x132e <main+0x80>
		}
		else if(num==1)
    1360:	89 81       	ldd	r24, Y+1	; 0x01
    1362:	81 30       	cpi	r24, 0x01	; 1
    1364:	99 f4       	brne	.+38     	; 0x138c <main+0xde>
		{
			DcMotor_Rotate(CW,64);
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	60 e4       	ldi	r22, 0x40	; 64
    136a:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/CW   ");
    136e:	22 e9       	ldi	r18, 0x92	; 146
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	80 e0       	ldi	r24, 0x00	; 0
    1374:	69 e0       	ldi	r22, 0x09	; 9
    1376:	a9 01       	movw	r20, r18
    1378:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"25%   ");
    137c:	2b e9       	ldi	r18, 0x9B	; 155
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	81 e0       	ldi	r24, 0x01	; 1
    1382:	69 e0       	ldi	r22, 0x09	; 9
    1384:	a9 01       	movw	r20, r18
    1386:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    138a:	d1 cf       	rjmp	.-94     	; 0x132e <main+0x80>

		}

		else if(num==2)
    138c:	89 81       	ldd	r24, Y+1	; 0x01
    138e:	82 30       	cpi	r24, 0x02	; 2
    1390:	99 f4       	brne	.+38     	; 0x13b8 <main+0x10a>
		{
			DcMotor_Rotate(CW,128);
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	60 e8       	ldi	r22, 0x80	; 128
    1396:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/CW   ");
    139a:	22 e9       	ldi	r18, 0x92	; 146
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	80 e0       	ldi	r24, 0x00	; 0
    13a0:	69 e0       	ldi	r22, 0x09	; 9
    13a2:	a9 01       	movw	r20, r18
    13a4:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"50%   ");
    13a8:	22 ea       	ldi	r18, 0xA2	; 162
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	69 e0       	ldi	r22, 0x09	; 9
    13b0:	a9 01       	movw	r20, r18
    13b2:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    13b6:	bb cf       	rjmp	.-138    	; 0x132e <main+0x80>
		}
		else if(num==3)
    13b8:	89 81       	ldd	r24, Y+1	; 0x01
    13ba:	83 30       	cpi	r24, 0x03	; 3
    13bc:	99 f4       	brne	.+38     	; 0x13e4 <main+0x136>
		{
			DcMotor_Rotate(CW,192);
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	60 ec       	ldi	r22, 0xC0	; 192
    13c2:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/CW   ");
    13c6:	22 e9       	ldi	r18, 0x92	; 146
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	80 e0       	ldi	r24, 0x00	; 0
    13cc:	69 e0       	ldi	r22, 0x09	; 9
    13ce:	a9 01       	movw	r20, r18
    13d0:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"75%   ");
    13d4:	29 ea       	ldi	r18, 0xA9	; 169
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	69 e0       	ldi	r22, 0x09	; 9
    13dc:	a9 01       	movw	r20, r18
    13de:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    13e2:	a5 cf       	rjmp	.-182    	; 0x132e <main+0x80>
		}
		else if(num==4)
    13e4:	89 81       	ldd	r24, Y+1	; 0x01
    13e6:	84 30       	cpi	r24, 0x04	; 4
    13e8:	99 f4       	brne	.+38     	; 0x1410 <main+0x162>
		{
			DcMotor_Rotate(CW,255);
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	6f ef       	ldi	r22, 0xFF	; 255
    13ee:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/CW    ");
    13f2:	20 eb       	ldi	r18, 0xB0	; 176
    13f4:	30 e0       	ldi	r19, 0x00	; 0
    13f6:	80 e0       	ldi	r24, 0x00	; 0
    13f8:	69 e0       	ldi	r22, 0x09	; 9
    13fa:	a9 01       	movw	r20, r18
    13fc:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"100%   ");
    1400:	2a eb       	ldi	r18, 0xBA	; 186
    1402:	30 e0       	ldi	r19, 0x00	; 0
    1404:	81 e0       	ldi	r24, 0x01	; 1
    1406:	69 e0       	ldi	r22, 0x09	; 9
    1408:	a9 01       	movw	r20, r18
    140a:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    140e:	8f cf       	rjmp	.-226    	; 0x132e <main+0x80>

		}

		else if(num==5)
    1410:	89 81       	ldd	r24, Y+1	; 0x01
    1412:	85 30       	cpi	r24, 0x05	; 5
    1414:	99 f4       	brne	.+38     	; 0x143c <main+0x18e>
		{
			DcMotor_Rotate(A_CW,64);
    1416:	82 e0       	ldi	r24, 0x02	; 2
    1418:	60 e4       	ldi	r22, 0x40	; 64
    141a:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/ACW");
    141e:	22 ec       	ldi	r18, 0xC2	; 194
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	80 e0       	ldi	r24, 0x00	; 0
    1424:	69 e0       	ldi	r22, 0x09	; 9
    1426:	a9 01       	movw	r20, r18
    1428:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"25%   ");
    142c:	2b e9       	ldi	r18, 0x9B	; 155
    142e:	30 e0       	ldi	r19, 0x00	; 0
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	69 e0       	ldi	r22, 0x09	; 9
    1434:	a9 01       	movw	r20, r18
    1436:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    143a:	79 cf       	rjmp	.-270    	; 0x132e <main+0x80>
		}
		else if(num==6)
    143c:	89 81       	ldd	r24, Y+1	; 0x01
    143e:	86 30       	cpi	r24, 0x06	; 6
    1440:	99 f4       	brne	.+38     	; 0x1468 <main+0x1ba>
		{
			DcMotor_Rotate(A_CW,128);
    1442:	82 e0       	ldi	r24, 0x02	; 2
    1444:	60 e8       	ldi	r22, 0x80	; 128
    1446:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/ACW");
    144a:	22 ec       	ldi	r18, 0xC2	; 194
    144c:	30 e0       	ldi	r19, 0x00	; 0
    144e:	80 e0       	ldi	r24, 0x00	; 0
    1450:	69 e0       	ldi	r22, 0x09	; 9
    1452:	a9 01       	movw	r20, r18
    1454:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"50%   ");
    1458:	22 ea       	ldi	r18, 0xA2	; 162
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	81 e0       	ldi	r24, 0x01	; 1
    145e:	69 e0       	ldi	r22, 0x09	; 9
    1460:	a9 01       	movw	r20, r18
    1462:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    1466:	63 cf       	rjmp	.-314    	; 0x132e <main+0x80>
		}
		else if(num==7)
    1468:	89 81       	ldd	r24, Y+1	; 0x01
    146a:	87 30       	cpi	r24, 0x07	; 7
    146c:	99 f4       	brne	.+38     	; 0x1494 <main+0x1e6>
		{
			DcMotor_Rotate(A_CW,192);
    146e:	82 e0       	ldi	r24, 0x02	; 2
    1470:	60 ec       	ldi	r22, 0xC0	; 192
    1472:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/ACW");
    1476:	22 ec       	ldi	r18, 0xC2	; 194
    1478:	30 e0       	ldi	r19, 0x00	; 0
    147a:	80 e0       	ldi	r24, 0x00	; 0
    147c:	69 e0       	ldi	r22, 0x09	; 9
    147e:	a9 01       	movw	r20, r18
    1480:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"75%   ");
    1484:	29 ea       	ldi	r18, 0xA9	; 169
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	81 e0       	ldi	r24, 0x01	; 1
    148a:	69 e0       	ldi	r22, 0x09	; 9
    148c:	a9 01       	movw	r20, r18
    148e:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    1492:	4d cf       	rjmp	.-358    	; 0x132e <main+0x80>
		}
		else if(num==8)
    1494:	89 81       	ldd	r24, Y+1	; 0x01
    1496:	88 30       	cpi	r24, 0x08	; 8
    1498:	09 f0       	breq	.+2      	; 0x149c <main+0x1ee>
    149a:	49 cf       	rjmp	.-366    	; 0x132e <main+0x80>
		{
			DcMotor_Rotate(A_CW,255);
    149c:	82 e0       	ldi	r24, 0x02	; 2
    149e:	6f ef       	ldi	r22, 0xFF	; 255
    14a0:	0e 94 b6 05 	call	0xb6c	; 0xb6c <DcMotor_Rotate>
			LCD_displayStringRowColumn(0,9,"ON/ACW");
    14a4:	22 ec       	ldi	r18, 0xC2	; 194
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	80 e0       	ldi	r24, 0x00	; 0
    14aa:	69 e0       	ldi	r22, 0x09	; 9
    14ac:	a9 01       	movw	r20, r18
    14ae:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
			LCD_displayStringRowColumn(1,9,"100%   ");
    14b2:	2a eb       	ldi	r18, 0xBA	; 186
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	69 e0       	ldi	r22, 0x09	; 9
    14ba:	a9 01       	movw	r20, r18
    14bc:	0e 94 11 09 	call	0x1222	; 0x1222 <LCD_displayStringRowColumn>
    14c0:	36 cf       	rjmp	.-404    	; 0x132e <main+0x80>

000014c2 <SetupPinDirection>:
#include "My_GPIO.h"

//pin input or output direction
//if number of port or the number of pins invalid ,do nothing
void SetupPinDirection(uint8 port_num,uint8 pin_num,uint8 direction)
{
    14c2:	df 93       	push	r29
    14c4:	cf 93       	push	r28
    14c6:	00 d0       	rcall	.+0      	; 0x14c8 <SetupPinDirection+0x6>
    14c8:	00 d0       	rcall	.+0      	; 0x14ca <SetupPinDirection+0x8>
    14ca:	0f 92       	push	r0
    14cc:	cd b7       	in	r28, 0x3d	; 61
    14ce:	de b7       	in	r29, 0x3e	; 62
    14d0:	89 83       	std	Y+1, r24	; 0x01
    14d2:	6a 83       	std	Y+2, r22	; 0x02
    14d4:	4b 83       	std	Y+3, r20	; 0x03
	if((port_num>=NUMBER_OF_PORTS) && (pin_num>=NUMBER_OF_PINS))
	{
		//do nothing
	}
	switch(port_num)
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	28 2f       	mov	r18, r24
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	3d 83       	std	Y+5, r19	; 0x05
    14de:	2c 83       	std	Y+4, r18	; 0x04
    14e0:	8c 81       	ldd	r24, Y+4	; 0x04
    14e2:	9d 81       	ldd	r25, Y+5	; 0x05
    14e4:	81 30       	cpi	r24, 0x01	; 1
    14e6:	91 05       	cpc	r25, r1
    14e8:	09 f4       	brne	.+2      	; 0x14ec <SetupPinDirection+0x2a>
    14ea:	43 c0       	rjmp	.+134    	; 0x1572 <SetupPinDirection+0xb0>
    14ec:	2c 81       	ldd	r18, Y+4	; 0x04
    14ee:	3d 81       	ldd	r19, Y+5	; 0x05
    14f0:	22 30       	cpi	r18, 0x02	; 2
    14f2:	31 05       	cpc	r19, r1
    14f4:	2c f4       	brge	.+10     	; 0x1500 <SetupPinDirection+0x3e>
    14f6:	8c 81       	ldd	r24, Y+4	; 0x04
    14f8:	9d 81       	ldd	r25, Y+5	; 0x05
    14fa:	00 97       	sbiw	r24, 0x00	; 0
    14fc:	71 f0       	breq	.+28     	; 0x151a <SetupPinDirection+0x58>
    14fe:	bc c0       	rjmp	.+376    	; 0x1678 <SetupPinDirection+0x1b6>
    1500:	2c 81       	ldd	r18, Y+4	; 0x04
    1502:	3d 81       	ldd	r19, Y+5	; 0x05
    1504:	22 30       	cpi	r18, 0x02	; 2
    1506:	31 05       	cpc	r19, r1
    1508:	09 f4       	brne	.+2      	; 0x150c <SetupPinDirection+0x4a>
    150a:	5f c0       	rjmp	.+190    	; 0x15ca <SetupPinDirection+0x108>
    150c:	8c 81       	ldd	r24, Y+4	; 0x04
    150e:	9d 81       	ldd	r25, Y+5	; 0x05
    1510:	83 30       	cpi	r24, 0x03	; 3
    1512:	91 05       	cpc	r25, r1
    1514:	09 f4       	brne	.+2      	; 0x1518 <SetupPinDirection+0x56>
    1516:	85 c0       	rjmp	.+266    	; 0x1622 <SetupPinDirection+0x160>
    1518:	af c0       	rjmp	.+350    	; 0x1678 <SetupPinDirection+0x1b6>
	{
	case PORTA_ID:
		if(direction==OUTPUT_PIN)
    151a:	8b 81       	ldd	r24, Y+3	; 0x03
    151c:	81 30       	cpi	r24, 0x01	; 1
    151e:	a1 f4       	brne	.+40     	; 0x1548 <SetupPinDirection+0x86>
		{
		SET_BIT(DDRA,pin_num);
    1520:	aa e3       	ldi	r26, 0x3A	; 58
    1522:	b0 e0       	ldi	r27, 0x00	; 0
    1524:	ea e3       	ldi	r30, 0x3A	; 58
    1526:	f0 e0       	ldi	r31, 0x00	; 0
    1528:	80 81       	ld	r24, Z
    152a:	48 2f       	mov	r20, r24
    152c:	8a 81       	ldd	r24, Y+2	; 0x02
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	81 e0       	ldi	r24, 0x01	; 1
    1534:	90 e0       	ldi	r25, 0x00	; 0
    1536:	02 2e       	mov	r0, r18
    1538:	02 c0       	rjmp	.+4      	; 0x153e <SetupPinDirection+0x7c>
    153a:	88 0f       	add	r24, r24
    153c:	99 1f       	adc	r25, r25
    153e:	0a 94       	dec	r0
    1540:	e2 f7       	brpl	.-8      	; 0x153a <SetupPinDirection+0x78>
    1542:	84 2b       	or	r24, r20
    1544:	8c 93       	st	X, r24
    1546:	98 c0       	rjmp	.+304    	; 0x1678 <SetupPinDirection+0x1b6>
		}
		else
		{
			CLEAR_BIT(DDRA,pin_num);
    1548:	aa e3       	ldi	r26, 0x3A	; 58
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	ea e3       	ldi	r30, 0x3A	; 58
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	48 2f       	mov	r20, r24
    1554:	8a 81       	ldd	r24, Y+2	; 0x02
    1556:	28 2f       	mov	r18, r24
    1558:	30 e0       	ldi	r19, 0x00	; 0
    155a:	81 e0       	ldi	r24, 0x01	; 1
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	02 2e       	mov	r0, r18
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <SetupPinDirection+0xa4>
    1562:	88 0f       	add	r24, r24
    1564:	99 1f       	adc	r25, r25
    1566:	0a 94       	dec	r0
    1568:	e2 f7       	brpl	.-8      	; 0x1562 <SetupPinDirection+0xa0>
    156a:	80 95       	com	r24
    156c:	84 23       	and	r24, r20
    156e:	8c 93       	st	X, r24
    1570:	83 c0       	rjmp	.+262    	; 0x1678 <SetupPinDirection+0x1b6>
		}
		break;
	case PORTB_ID:
		if(direction==OUTPUT_PIN)
    1572:	8b 81       	ldd	r24, Y+3	; 0x03
    1574:	81 30       	cpi	r24, 0x01	; 1
    1576:	a1 f4       	brne	.+40     	; 0x15a0 <SetupPinDirection+0xde>
				{
				SET_BIT(DDRB,pin_num);
    1578:	a7 e3       	ldi	r26, 0x37	; 55
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	e7 e3       	ldi	r30, 0x37	; 55
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	48 2f       	mov	r20, r24
    1584:	8a 81       	ldd	r24, Y+2	; 0x02
    1586:	28 2f       	mov	r18, r24
    1588:	30 e0       	ldi	r19, 0x00	; 0
    158a:	81 e0       	ldi	r24, 0x01	; 1
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	02 2e       	mov	r0, r18
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <SetupPinDirection+0xd4>
    1592:	88 0f       	add	r24, r24
    1594:	99 1f       	adc	r25, r25
    1596:	0a 94       	dec	r0
    1598:	e2 f7       	brpl	.-8      	; 0x1592 <SetupPinDirection+0xd0>
    159a:	84 2b       	or	r24, r20
    159c:	8c 93       	st	X, r24
    159e:	6c c0       	rjmp	.+216    	; 0x1678 <SetupPinDirection+0x1b6>
				}
				else
				{
					CLEAR_BIT(DDRB,pin_num);
    15a0:	a7 e3       	ldi	r26, 0x37	; 55
    15a2:	b0 e0       	ldi	r27, 0x00	; 0
    15a4:	e7 e3       	ldi	r30, 0x37	; 55
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	80 81       	ld	r24, Z
    15aa:	48 2f       	mov	r20, r24
    15ac:	8a 81       	ldd	r24, Y+2	; 0x02
    15ae:	28 2f       	mov	r18, r24
    15b0:	30 e0       	ldi	r19, 0x00	; 0
    15b2:	81 e0       	ldi	r24, 0x01	; 1
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	02 2e       	mov	r0, r18
    15b8:	02 c0       	rjmp	.+4      	; 0x15be <SetupPinDirection+0xfc>
    15ba:	88 0f       	add	r24, r24
    15bc:	99 1f       	adc	r25, r25
    15be:	0a 94       	dec	r0
    15c0:	e2 f7       	brpl	.-8      	; 0x15ba <SetupPinDirection+0xf8>
    15c2:	80 95       	com	r24
    15c4:	84 23       	and	r24, r20
    15c6:	8c 93       	st	X, r24
    15c8:	57 c0       	rjmp	.+174    	; 0x1678 <SetupPinDirection+0x1b6>
				}
		break;
	case PORTC_ID:
		if(direction==OUTPUT_PIN)
    15ca:	8b 81       	ldd	r24, Y+3	; 0x03
    15cc:	81 30       	cpi	r24, 0x01	; 1
    15ce:	a1 f4       	brne	.+40     	; 0x15f8 <SetupPinDirection+0x136>
						{
						SET_BIT(DDRC,pin_num);
    15d0:	a4 e3       	ldi	r26, 0x34	; 52
    15d2:	b0 e0       	ldi	r27, 0x00	; 0
    15d4:	e4 e3       	ldi	r30, 0x34	; 52
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	80 81       	ld	r24, Z
    15da:	48 2f       	mov	r20, r24
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	28 2f       	mov	r18, r24
    15e0:	30 e0       	ldi	r19, 0x00	; 0
    15e2:	81 e0       	ldi	r24, 0x01	; 1
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	02 2e       	mov	r0, r18
    15e8:	02 c0       	rjmp	.+4      	; 0x15ee <SetupPinDirection+0x12c>
    15ea:	88 0f       	add	r24, r24
    15ec:	99 1f       	adc	r25, r25
    15ee:	0a 94       	dec	r0
    15f0:	e2 f7       	brpl	.-8      	; 0x15ea <SetupPinDirection+0x128>
    15f2:	84 2b       	or	r24, r20
    15f4:	8c 93       	st	X, r24
    15f6:	40 c0       	rjmp	.+128    	; 0x1678 <SetupPinDirection+0x1b6>
						}
						else
						{
							CLEAR_BIT(DDRC,pin_num);
    15f8:	a4 e3       	ldi	r26, 0x34	; 52
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	e4 e3       	ldi	r30, 0x34	; 52
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	48 2f       	mov	r20, r24
    1604:	8a 81       	ldd	r24, Y+2	; 0x02
    1606:	28 2f       	mov	r18, r24
    1608:	30 e0       	ldi	r19, 0x00	; 0
    160a:	81 e0       	ldi	r24, 0x01	; 1
    160c:	90 e0       	ldi	r25, 0x00	; 0
    160e:	02 2e       	mov	r0, r18
    1610:	02 c0       	rjmp	.+4      	; 0x1616 <SetupPinDirection+0x154>
    1612:	88 0f       	add	r24, r24
    1614:	99 1f       	adc	r25, r25
    1616:	0a 94       	dec	r0
    1618:	e2 f7       	brpl	.-8      	; 0x1612 <SetupPinDirection+0x150>
    161a:	80 95       	com	r24
    161c:	84 23       	and	r24, r20
    161e:	8c 93       	st	X, r24
    1620:	2b c0       	rjmp	.+86     	; 0x1678 <SetupPinDirection+0x1b6>
						}
		break;
	case PORTD_ID:
		if(direction==OUTPUT_PIN)
    1622:	8b 81       	ldd	r24, Y+3	; 0x03
    1624:	81 30       	cpi	r24, 0x01	; 1
    1626:	a1 f4       	brne	.+40     	; 0x1650 <SetupPinDirection+0x18e>
						{
						SET_BIT(DDRD,pin_num);
    1628:	a1 e3       	ldi	r26, 0x31	; 49
    162a:	b0 e0       	ldi	r27, 0x00	; 0
    162c:	e1 e3       	ldi	r30, 0x31	; 49
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	80 81       	ld	r24, Z
    1632:	48 2f       	mov	r20, r24
    1634:	8a 81       	ldd	r24, Y+2	; 0x02
    1636:	28 2f       	mov	r18, r24
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	81 e0       	ldi	r24, 0x01	; 1
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	02 2e       	mov	r0, r18
    1640:	02 c0       	rjmp	.+4      	; 0x1646 <SetupPinDirection+0x184>
    1642:	88 0f       	add	r24, r24
    1644:	99 1f       	adc	r25, r25
    1646:	0a 94       	dec	r0
    1648:	e2 f7       	brpl	.-8      	; 0x1642 <SetupPinDirection+0x180>
    164a:	84 2b       	or	r24, r20
    164c:	8c 93       	st	X, r24
    164e:	14 c0       	rjmp	.+40     	; 0x1678 <SetupPinDirection+0x1b6>
						}
						else
						{
							CLEAR_BIT(DDRD,pin_num);
    1650:	a1 e3       	ldi	r26, 0x31	; 49
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	e1 e3       	ldi	r30, 0x31	; 49
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	48 2f       	mov	r20, r24
    165c:	8a 81       	ldd	r24, Y+2	; 0x02
    165e:	28 2f       	mov	r18, r24
    1660:	30 e0       	ldi	r19, 0x00	; 0
    1662:	81 e0       	ldi	r24, 0x01	; 1
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	02 2e       	mov	r0, r18
    1668:	02 c0       	rjmp	.+4      	; 0x166e <SetupPinDirection+0x1ac>
    166a:	88 0f       	add	r24, r24
    166c:	99 1f       	adc	r25, r25
    166e:	0a 94       	dec	r0
    1670:	e2 f7       	brpl	.-8      	; 0x166a <SetupPinDirection+0x1a8>
    1672:	80 95       	com	r24
    1674:	84 23       	and	r24, r20
    1676:	8c 93       	st	X, r24
						}
		break;
	}
}
    1678:	0f 90       	pop	r0
    167a:	0f 90       	pop	r0
    167c:	0f 90       	pop	r0
    167e:	0f 90       	pop	r0
    1680:	0f 90       	pop	r0
    1682:	cf 91       	pop	r28
    1684:	df 91       	pop	r29
    1686:	08 95       	ret

00001688 <Write_Pin>:

//pin HIGH or LOW direction
//if number of port or the number of pins invalid ,do nothing
void Write_Pin(uint8 port_num ,uint8 pin_num ,uint8 value)
{
    1688:	df 93       	push	r29
    168a:	cf 93       	push	r28
    168c:	00 d0       	rcall	.+0      	; 0x168e <Write_Pin+0x6>
    168e:	00 d0       	rcall	.+0      	; 0x1690 <Write_Pin+0x8>
    1690:	0f 92       	push	r0
    1692:	cd b7       	in	r28, 0x3d	; 61
    1694:	de b7       	in	r29, 0x3e	; 62
    1696:	89 83       	std	Y+1, r24	; 0x01
    1698:	6a 83       	std	Y+2, r22	; 0x02
    169a:	4b 83       	std	Y+3, r20	; 0x03
	if((port_num>=NUMBER_OF_PORTS) && (pin_num>=NUMBER_OF_PINS))
	{
		//do nothing
	}
	switch(port_num)
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	28 2f       	mov	r18, r24
    16a0:	30 e0       	ldi	r19, 0x00	; 0
    16a2:	3d 83       	std	Y+5, r19	; 0x05
    16a4:	2c 83       	std	Y+4, r18	; 0x04
    16a6:	8c 81       	ldd	r24, Y+4	; 0x04
    16a8:	9d 81       	ldd	r25, Y+5	; 0x05
    16aa:	81 30       	cpi	r24, 0x01	; 1
    16ac:	91 05       	cpc	r25, r1
    16ae:	09 f4       	brne	.+2      	; 0x16b2 <Write_Pin+0x2a>
    16b0:	43 c0       	rjmp	.+134    	; 0x1738 <Write_Pin+0xb0>
    16b2:	2c 81       	ldd	r18, Y+4	; 0x04
    16b4:	3d 81       	ldd	r19, Y+5	; 0x05
    16b6:	22 30       	cpi	r18, 0x02	; 2
    16b8:	31 05       	cpc	r19, r1
    16ba:	2c f4       	brge	.+10     	; 0x16c6 <Write_Pin+0x3e>
    16bc:	8c 81       	ldd	r24, Y+4	; 0x04
    16be:	9d 81       	ldd	r25, Y+5	; 0x05
    16c0:	00 97       	sbiw	r24, 0x00	; 0
    16c2:	71 f0       	breq	.+28     	; 0x16e0 <Write_Pin+0x58>
    16c4:	bc c0       	rjmp	.+376    	; 0x183e <Write_Pin+0x1b6>
    16c6:	2c 81       	ldd	r18, Y+4	; 0x04
    16c8:	3d 81       	ldd	r19, Y+5	; 0x05
    16ca:	22 30       	cpi	r18, 0x02	; 2
    16cc:	31 05       	cpc	r19, r1
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <Write_Pin+0x4a>
    16d0:	5f c0       	rjmp	.+190    	; 0x1790 <Write_Pin+0x108>
    16d2:	8c 81       	ldd	r24, Y+4	; 0x04
    16d4:	9d 81       	ldd	r25, Y+5	; 0x05
    16d6:	83 30       	cpi	r24, 0x03	; 3
    16d8:	91 05       	cpc	r25, r1
    16da:	09 f4       	brne	.+2      	; 0x16de <Write_Pin+0x56>
    16dc:	85 c0       	rjmp	.+266    	; 0x17e8 <Write_Pin+0x160>
    16de:	af c0       	rjmp	.+350    	; 0x183e <Write_Pin+0x1b6>
	{
	case PORTA_ID:
		if(value==LOGIC_HIGH)
    16e0:	8b 81       	ldd	r24, Y+3	; 0x03
    16e2:	81 30       	cpi	r24, 0x01	; 1
    16e4:	a1 f4       	brne	.+40     	; 0x170e <Write_Pin+0x86>
		{	SET_BIT(PORTA,pin_num);}
    16e6:	ab e3       	ldi	r26, 0x3B	; 59
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	eb e3       	ldi	r30, 0x3B	; 59
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	48 2f       	mov	r20, r24
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	81 e0       	ldi	r24, 0x01	; 1
    16fa:	90 e0       	ldi	r25, 0x00	; 0
    16fc:	02 2e       	mov	r0, r18
    16fe:	02 c0       	rjmp	.+4      	; 0x1704 <Write_Pin+0x7c>
    1700:	88 0f       	add	r24, r24
    1702:	99 1f       	adc	r25, r25
    1704:	0a 94       	dec	r0
    1706:	e2 f7       	brpl	.-8      	; 0x1700 <Write_Pin+0x78>
    1708:	84 2b       	or	r24, r20
    170a:	8c 93       	st	X, r24
    170c:	98 c0       	rjmp	.+304    	; 0x183e <Write_Pin+0x1b6>
		else{CLEAR_BIT(PORTA,pin_num);}
    170e:	ab e3       	ldi	r26, 0x3B	; 59
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	eb e3       	ldi	r30, 0x3B	; 59
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	48 2f       	mov	r20, r24
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	28 2f       	mov	r18, r24
    171e:	30 e0       	ldi	r19, 0x00	; 0
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	02 2e       	mov	r0, r18
    1726:	02 c0       	rjmp	.+4      	; 0x172c <Write_Pin+0xa4>
    1728:	88 0f       	add	r24, r24
    172a:	99 1f       	adc	r25, r25
    172c:	0a 94       	dec	r0
    172e:	e2 f7       	brpl	.-8      	; 0x1728 <Write_Pin+0xa0>
    1730:	80 95       	com	r24
    1732:	84 23       	and	r24, r20
    1734:	8c 93       	st	X, r24
    1736:	83 c0       	rjmp	.+262    	; 0x183e <Write_Pin+0x1b6>
		break;
	case PORTB_ID:
		if(value==LOGIC_HIGH)
    1738:	8b 81       	ldd	r24, Y+3	; 0x03
    173a:	81 30       	cpi	r24, 0x01	; 1
    173c:	a1 f4       	brne	.+40     	; 0x1766 <Write_Pin+0xde>
		{	SET_BIT(PORTB,pin_num);}
    173e:	a8 e3       	ldi	r26, 0x38	; 56
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e8 e3       	ldi	r30, 0x38	; 56
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	48 2f       	mov	r20, r24
    174a:	8a 81       	ldd	r24, Y+2	; 0x02
    174c:	28 2f       	mov	r18, r24
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	81 e0       	ldi	r24, 0x01	; 1
    1752:	90 e0       	ldi	r25, 0x00	; 0
    1754:	02 2e       	mov	r0, r18
    1756:	02 c0       	rjmp	.+4      	; 0x175c <Write_Pin+0xd4>
    1758:	88 0f       	add	r24, r24
    175a:	99 1f       	adc	r25, r25
    175c:	0a 94       	dec	r0
    175e:	e2 f7       	brpl	.-8      	; 0x1758 <Write_Pin+0xd0>
    1760:	84 2b       	or	r24, r20
    1762:	8c 93       	st	X, r24
    1764:	6c c0       	rjmp	.+216    	; 0x183e <Write_Pin+0x1b6>
		else{CLEAR_BIT(PORTB,pin_num);}
    1766:	a8 e3       	ldi	r26, 0x38	; 56
    1768:	b0 e0       	ldi	r27, 0x00	; 0
    176a:	e8 e3       	ldi	r30, 0x38	; 56
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	80 81       	ld	r24, Z
    1770:	48 2f       	mov	r20, r24
    1772:	8a 81       	ldd	r24, Y+2	; 0x02
    1774:	28 2f       	mov	r18, r24
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	81 e0       	ldi	r24, 0x01	; 1
    177a:	90 e0       	ldi	r25, 0x00	; 0
    177c:	02 2e       	mov	r0, r18
    177e:	02 c0       	rjmp	.+4      	; 0x1784 <Write_Pin+0xfc>
    1780:	88 0f       	add	r24, r24
    1782:	99 1f       	adc	r25, r25
    1784:	0a 94       	dec	r0
    1786:	e2 f7       	brpl	.-8      	; 0x1780 <Write_Pin+0xf8>
    1788:	80 95       	com	r24
    178a:	84 23       	and	r24, r20
    178c:	8c 93       	st	X, r24
    178e:	57 c0       	rjmp	.+174    	; 0x183e <Write_Pin+0x1b6>
		break;
	case PORTC_ID:
		if(value==LOGIC_HIGH)
    1790:	8b 81       	ldd	r24, Y+3	; 0x03
    1792:	81 30       	cpi	r24, 0x01	; 1
    1794:	a1 f4       	brne	.+40     	; 0x17be <Write_Pin+0x136>
		{	SET_BIT(PORTC,pin_num);}
    1796:	a5 e3       	ldi	r26, 0x35	; 53
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	e5 e3       	ldi	r30, 0x35	; 53
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	48 2f       	mov	r20, r24
    17a2:	8a 81       	ldd	r24, Y+2	; 0x02
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	02 2e       	mov	r0, r18
    17ae:	02 c0       	rjmp	.+4      	; 0x17b4 <Write_Pin+0x12c>
    17b0:	88 0f       	add	r24, r24
    17b2:	99 1f       	adc	r25, r25
    17b4:	0a 94       	dec	r0
    17b6:	e2 f7       	brpl	.-8      	; 0x17b0 <Write_Pin+0x128>
    17b8:	84 2b       	or	r24, r20
    17ba:	8c 93       	st	X, r24
    17bc:	40 c0       	rjmp	.+128    	; 0x183e <Write_Pin+0x1b6>
		else{CLEAR_BIT(PORTC,pin_num);}
    17be:	a5 e3       	ldi	r26, 0x35	; 53
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e5 e3       	ldi	r30, 0x35	; 53
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	48 2f       	mov	r20, r24
    17ca:	8a 81       	ldd	r24, Y+2	; 0x02
    17cc:	28 2f       	mov	r18, r24
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	02 2e       	mov	r0, r18
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <Write_Pin+0x154>
    17d8:	88 0f       	add	r24, r24
    17da:	99 1f       	adc	r25, r25
    17dc:	0a 94       	dec	r0
    17de:	e2 f7       	brpl	.-8      	; 0x17d8 <Write_Pin+0x150>
    17e0:	80 95       	com	r24
    17e2:	84 23       	and	r24, r20
    17e4:	8c 93       	st	X, r24
    17e6:	2b c0       	rjmp	.+86     	; 0x183e <Write_Pin+0x1b6>
		break;
	case PORTD_ID:
		if(value==LOGIC_HIGH)
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	81 30       	cpi	r24, 0x01	; 1
    17ec:	a1 f4       	brne	.+40     	; 0x1816 <Write_Pin+0x18e>
		{	SET_BIT(PORTD,pin_num);}
    17ee:	a2 e3       	ldi	r26, 0x32	; 50
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	e2 e3       	ldi	r30, 0x32	; 50
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	48 2f       	mov	r20, r24
    17fa:	8a 81       	ldd	r24, Y+2	; 0x02
    17fc:	28 2f       	mov	r18, r24
    17fe:	30 e0       	ldi	r19, 0x00	; 0
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	02 2e       	mov	r0, r18
    1806:	02 c0       	rjmp	.+4      	; 0x180c <Write_Pin+0x184>
    1808:	88 0f       	add	r24, r24
    180a:	99 1f       	adc	r25, r25
    180c:	0a 94       	dec	r0
    180e:	e2 f7       	brpl	.-8      	; 0x1808 <Write_Pin+0x180>
    1810:	84 2b       	or	r24, r20
    1812:	8c 93       	st	X, r24
    1814:	14 c0       	rjmp	.+40     	; 0x183e <Write_Pin+0x1b6>
		else{CLEAR_BIT(PORTD,pin_num);}
    1816:	a2 e3       	ldi	r26, 0x32	; 50
    1818:	b0 e0       	ldi	r27, 0x00	; 0
    181a:	e2 e3       	ldi	r30, 0x32	; 50
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	80 81       	ld	r24, Z
    1820:	48 2f       	mov	r20, r24
    1822:	8a 81       	ldd	r24, Y+2	; 0x02
    1824:	28 2f       	mov	r18, r24
    1826:	30 e0       	ldi	r19, 0x00	; 0
    1828:	81 e0       	ldi	r24, 0x01	; 1
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	02 2e       	mov	r0, r18
    182e:	02 c0       	rjmp	.+4      	; 0x1834 <Write_Pin+0x1ac>
    1830:	88 0f       	add	r24, r24
    1832:	99 1f       	adc	r25, r25
    1834:	0a 94       	dec	r0
    1836:	e2 f7       	brpl	.-8      	; 0x1830 <Write_Pin+0x1a8>
    1838:	80 95       	com	r24
    183a:	84 23       	and	r24, r20
    183c:	8c 93       	st	X, r24
		break;
	}
}
    183e:	0f 90       	pop	r0
    1840:	0f 90       	pop	r0
    1842:	0f 90       	pop	r0
    1844:	0f 90       	pop	r0
    1846:	0f 90       	pop	r0
    1848:	cf 91       	pop	r28
    184a:	df 91       	pop	r29
    184c:	08 95       	ret

0000184e <Read_Pin>:
//return the value of pin_num
//if number of port or the number of pins invalid ,return 0
uint8 Read_Pin(uint8 port_num ,uint8 pin_num)
{
    184e:	df 93       	push	r29
    1850:	cf 93       	push	r28
    1852:	00 d0       	rcall	.+0      	; 0x1854 <Read_Pin+0x6>
    1854:	00 d0       	rcall	.+0      	; 0x1856 <Read_Pin+0x8>
    1856:	0f 92       	push	r0
    1858:	cd b7       	in	r28, 0x3d	; 61
    185a:	de b7       	in	r29, 0x3e	; 62
    185c:	8a 83       	std	Y+2, r24	; 0x02
    185e:	6b 83       	std	Y+3, r22	; 0x03

	uint8 pinvalue=0;
    1860:	19 82       	std	Y+1, r1	; 0x01
	if((port_num>=NUMBER_OF_PORTS) && (pin_num>=NUMBER_OF_PINS))
	{
		//do nothing
	}
	switch(port_num)
    1862:	8a 81       	ldd	r24, Y+2	; 0x02
    1864:	28 2f       	mov	r18, r24
    1866:	30 e0       	ldi	r19, 0x00	; 0
    1868:	3d 83       	std	Y+5, r19	; 0x05
    186a:	2c 83       	std	Y+4, r18	; 0x04
    186c:	4c 81       	ldd	r20, Y+4	; 0x04
    186e:	5d 81       	ldd	r21, Y+5	; 0x05
    1870:	41 30       	cpi	r20, 0x01	; 1
    1872:	51 05       	cpc	r21, r1
    1874:	71 f1       	breq	.+92     	; 0x18d2 <Read_Pin+0x84>
    1876:	8c 81       	ldd	r24, Y+4	; 0x04
    1878:	9d 81       	ldd	r25, Y+5	; 0x05
    187a:	82 30       	cpi	r24, 0x02	; 2
    187c:	91 05       	cpc	r25, r1
    187e:	34 f4       	brge	.+12     	; 0x188c <Read_Pin+0x3e>
    1880:	2c 81       	ldd	r18, Y+4	; 0x04
    1882:	3d 81       	ldd	r19, Y+5	; 0x05
    1884:	21 15       	cp	r18, r1
    1886:	31 05       	cpc	r19, r1
    1888:	69 f0       	breq	.+26     	; 0x18a4 <Read_Pin+0x56>
    188a:	64 c0       	rjmp	.+200    	; 0x1954 <Read_Pin+0x106>
    188c:	4c 81       	ldd	r20, Y+4	; 0x04
    188e:	5d 81       	ldd	r21, Y+5	; 0x05
    1890:	42 30       	cpi	r20, 0x02	; 2
    1892:	51 05       	cpc	r21, r1
    1894:	a1 f1       	breq	.+104    	; 0x18fe <Read_Pin+0xb0>
    1896:	8c 81       	ldd	r24, Y+4	; 0x04
    1898:	9d 81       	ldd	r25, Y+5	; 0x05
    189a:	83 30       	cpi	r24, 0x03	; 3
    189c:	91 05       	cpc	r25, r1
    189e:	09 f4       	brne	.+2      	; 0x18a2 <Read_Pin+0x54>
    18a0:	44 c0       	rjmp	.+136    	; 0x192a <Read_Pin+0xdc>
    18a2:	58 c0       	rjmp	.+176    	; 0x1954 <Read_Pin+0x106>
	{
	case PORTA_ID:
		if(BIT_IS_SET(PINA,pin_num)){pinvalue=1;}
    18a4:	e9 e3       	ldi	r30, 0x39	; 57
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 81       	ld	r24, Z
    18aa:	28 2f       	mov	r18, r24
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	8b 81       	ldd	r24, Y+3	; 0x03
    18b0:	88 2f       	mov	r24, r24
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	a9 01       	movw	r20, r18
    18b6:	02 c0       	rjmp	.+4      	; 0x18bc <Read_Pin+0x6e>
    18b8:	55 95       	asr	r21
    18ba:	47 95       	ror	r20
    18bc:	8a 95       	dec	r24
    18be:	e2 f7       	brpl	.-8      	; 0x18b8 <Read_Pin+0x6a>
    18c0:	ca 01       	movw	r24, r20
    18c2:	81 70       	andi	r24, 0x01	; 1
    18c4:	90 70       	andi	r25, 0x00	; 0
    18c6:	88 23       	and	r24, r24
    18c8:	09 f4       	brne	.+2      	; 0x18cc <Read_Pin+0x7e>
    18ca:	44 c0       	rjmp	.+136    	; 0x1954 <Read_Pin+0x106>
    18cc:	81 e0       	ldi	r24, 0x01	; 1
    18ce:	89 83       	std	Y+1, r24	; 0x01
    18d0:	41 c0       	rjmp	.+130    	; 0x1954 <Read_Pin+0x106>
		break;
	case PORTB_ID:
		if(BIT_IS_SET(PINB,pin_num)){pinvalue=1;}
    18d2:	e6 e3       	ldi	r30, 0x36	; 54
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	80 81       	ld	r24, Z
    18d8:	28 2f       	mov	r18, r24
    18da:	30 e0       	ldi	r19, 0x00	; 0
    18dc:	8b 81       	ldd	r24, Y+3	; 0x03
    18de:	88 2f       	mov	r24, r24
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	a9 01       	movw	r20, r18
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <Read_Pin+0x9c>
    18e6:	55 95       	asr	r21
    18e8:	47 95       	ror	r20
    18ea:	8a 95       	dec	r24
    18ec:	e2 f7       	brpl	.-8      	; 0x18e6 <Read_Pin+0x98>
    18ee:	ca 01       	movw	r24, r20
    18f0:	81 70       	andi	r24, 0x01	; 1
    18f2:	90 70       	andi	r25, 0x00	; 0
    18f4:	88 23       	and	r24, r24
    18f6:	71 f1       	breq	.+92     	; 0x1954 <Read_Pin+0x106>
    18f8:	81 e0       	ldi	r24, 0x01	; 1
    18fa:	89 83       	std	Y+1, r24	; 0x01
    18fc:	2b c0       	rjmp	.+86     	; 0x1954 <Read_Pin+0x106>
		break;
	case PORTC_ID:
		if(BIT_IS_SET(PINC,pin_num)){pinvalue=1;}
    18fe:	e3 e3       	ldi	r30, 0x33	; 51
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	28 2f       	mov	r18, r24
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	8b 81       	ldd	r24, Y+3	; 0x03
    190a:	88 2f       	mov	r24, r24
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	a9 01       	movw	r20, r18
    1910:	02 c0       	rjmp	.+4      	; 0x1916 <Read_Pin+0xc8>
    1912:	55 95       	asr	r21
    1914:	47 95       	ror	r20
    1916:	8a 95       	dec	r24
    1918:	e2 f7       	brpl	.-8      	; 0x1912 <Read_Pin+0xc4>
    191a:	ca 01       	movw	r24, r20
    191c:	81 70       	andi	r24, 0x01	; 1
    191e:	90 70       	andi	r25, 0x00	; 0
    1920:	88 23       	and	r24, r24
    1922:	c1 f0       	breq	.+48     	; 0x1954 <Read_Pin+0x106>
    1924:	81 e0       	ldi	r24, 0x01	; 1
    1926:	89 83       	std	Y+1, r24	; 0x01
    1928:	15 c0       	rjmp	.+42     	; 0x1954 <Read_Pin+0x106>
		break;
	case PORTD_ID:
		if(BIT_IS_SET(PIND,pin_num)){pinvalue=1;}
    192a:	e0 e3       	ldi	r30, 0x30	; 48
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	28 2f       	mov	r18, r24
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	8b 81       	ldd	r24, Y+3	; 0x03
    1936:	88 2f       	mov	r24, r24
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	a9 01       	movw	r20, r18
    193c:	02 c0       	rjmp	.+4      	; 0x1942 <Read_Pin+0xf4>
    193e:	55 95       	asr	r21
    1940:	47 95       	ror	r20
    1942:	8a 95       	dec	r24
    1944:	e2 f7       	brpl	.-8      	; 0x193e <Read_Pin+0xf0>
    1946:	ca 01       	movw	r24, r20
    1948:	81 70       	andi	r24, 0x01	; 1
    194a:	90 70       	andi	r25, 0x00	; 0
    194c:	88 23       	and	r24, r24
    194e:	11 f0       	breq	.+4      	; 0x1954 <Read_Pin+0x106>
    1950:	81 e0       	ldi	r24, 0x01	; 1
    1952:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return pinvalue;
    1954:	89 81       	ldd	r24, Y+1	; 0x01
}
    1956:	0f 90       	pop	r0
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	0f 90       	pop	r0
    195e:	0f 90       	pop	r0
    1960:	cf 91       	pop	r28
    1962:	df 91       	pop	r29
    1964:	08 95       	ret

00001966 <SetupPortDirection>:

//port input or output direction
//if number of port invalid ,do nothing
void SetupPortDirection(uint8 port_num ,uint8 direction)
{
    1966:	df 93       	push	r29
    1968:	cf 93       	push	r28
    196a:	00 d0       	rcall	.+0      	; 0x196c <SetupPortDirection+0x6>
    196c:	00 d0       	rcall	.+0      	; 0x196e <SetupPortDirection+0x8>
    196e:	cd b7       	in	r28, 0x3d	; 61
    1970:	de b7       	in	r29, 0x3e	; 62
    1972:	89 83       	std	Y+1, r24	; 0x01
    1974:	6a 83       	std	Y+2, r22	; 0x02
	if((port_num>=NUMBER_OF_PORTS))
	{
		//do nothing
	}

	switch(port_num)
    1976:	89 81       	ldd	r24, Y+1	; 0x01
    1978:	28 2f       	mov	r18, r24
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	3c 83       	std	Y+4, r19	; 0x04
    197e:	2b 83       	std	Y+3, r18	; 0x03
    1980:	8b 81       	ldd	r24, Y+3	; 0x03
    1982:	9c 81       	ldd	r25, Y+4	; 0x04
    1984:	81 30       	cpi	r24, 0x01	; 1
    1986:	91 05       	cpc	r25, r1
    1988:	d1 f0       	breq	.+52     	; 0x19be <SetupPortDirection+0x58>
    198a:	2b 81       	ldd	r18, Y+3	; 0x03
    198c:	3c 81       	ldd	r19, Y+4	; 0x04
    198e:	22 30       	cpi	r18, 0x02	; 2
    1990:	31 05       	cpc	r19, r1
    1992:	2c f4       	brge	.+10     	; 0x199e <SetupPortDirection+0x38>
    1994:	8b 81       	ldd	r24, Y+3	; 0x03
    1996:	9c 81       	ldd	r25, Y+4	; 0x04
    1998:	00 97       	sbiw	r24, 0x00	; 0
    199a:	61 f0       	breq	.+24     	; 0x19b4 <SetupPortDirection+0x4e>
    199c:	1e c0       	rjmp	.+60     	; 0x19da <SetupPortDirection+0x74>
    199e:	2b 81       	ldd	r18, Y+3	; 0x03
    19a0:	3c 81       	ldd	r19, Y+4	; 0x04
    19a2:	22 30       	cpi	r18, 0x02	; 2
    19a4:	31 05       	cpc	r19, r1
    19a6:	81 f0       	breq	.+32     	; 0x19c8 <SetupPortDirection+0x62>
    19a8:	8b 81       	ldd	r24, Y+3	; 0x03
    19aa:	9c 81       	ldd	r25, Y+4	; 0x04
    19ac:	83 30       	cpi	r24, 0x03	; 3
    19ae:	91 05       	cpc	r25, r1
    19b0:	81 f0       	breq	.+32     	; 0x19d2 <SetupPortDirection+0x6c>
    19b2:	13 c0       	rjmp	.+38     	; 0x19da <SetupPortDirection+0x74>
	{
	case PORTA_ID:
		DDRA=direction;
    19b4:	ea e3       	ldi	r30, 0x3A	; 58
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ba:	80 83       	st	Z, r24
    19bc:	0e c0       	rjmp	.+28     	; 0x19da <SetupPortDirection+0x74>
		break;
	case PORTB_ID:
		DDRB=direction;
    19be:	e7 e3       	ldi	r30, 0x37	; 55
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	8a 81       	ldd	r24, Y+2	; 0x02
    19c4:	80 83       	st	Z, r24
    19c6:	09 c0       	rjmp	.+18     	; 0x19da <SetupPortDirection+0x74>
		break;
	case PORTC_ID:
		DDRC=direction;
    19c8:	e4 e3       	ldi	r30, 0x34	; 52
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	8a 81       	ldd	r24, Y+2	; 0x02
    19ce:	80 83       	st	Z, r24
    19d0:	04 c0       	rjmp	.+8      	; 0x19da <SetupPortDirection+0x74>
		break;
	case PORTD_ID:
		DDRD=direction;
    19d2:	e1 e3       	ldi	r30, 0x31	; 49
    19d4:	f0 e0       	ldi	r31, 0x00	; 0
    19d6:	8a 81       	ldd	r24, Y+2	; 0x02
    19d8:	80 83       	st	Z, r24
		break;
	}
}
    19da:	0f 90       	pop	r0
    19dc:	0f 90       	pop	r0
    19de:	0f 90       	pop	r0
    19e0:	0f 90       	pop	r0
    19e2:	cf 91       	pop	r28
    19e4:	df 91       	pop	r29
    19e6:	08 95       	ret

000019e8 <Write_Port>:

//port HIGH or LOW
//if number of port invalid ,do nothing
void Write_Port(uint8 port_num ,uint8 value)
{
    19e8:	df 93       	push	r29
    19ea:	cf 93       	push	r28
    19ec:	00 d0       	rcall	.+0      	; 0x19ee <Write_Port+0x6>
    19ee:	00 d0       	rcall	.+0      	; 0x19f0 <Write_Port+0x8>
    19f0:	cd b7       	in	r28, 0x3d	; 61
    19f2:	de b7       	in	r29, 0x3e	; 62
    19f4:	89 83       	std	Y+1, r24	; 0x01
    19f6:	6a 83       	std	Y+2, r22	; 0x02
	if((port_num>=NUMBER_OF_PORTS))
	{
		//do nothing
	}

	switch(port_num)
    19f8:	89 81       	ldd	r24, Y+1	; 0x01
    19fa:	28 2f       	mov	r18, r24
    19fc:	30 e0       	ldi	r19, 0x00	; 0
    19fe:	3c 83       	std	Y+4, r19	; 0x04
    1a00:	2b 83       	std	Y+3, r18	; 0x03
    1a02:	8b 81       	ldd	r24, Y+3	; 0x03
    1a04:	9c 81       	ldd	r25, Y+4	; 0x04
    1a06:	81 30       	cpi	r24, 0x01	; 1
    1a08:	91 05       	cpc	r25, r1
    1a0a:	d1 f0       	breq	.+52     	; 0x1a40 <Write_Port+0x58>
    1a0c:	2b 81       	ldd	r18, Y+3	; 0x03
    1a0e:	3c 81       	ldd	r19, Y+4	; 0x04
    1a10:	22 30       	cpi	r18, 0x02	; 2
    1a12:	31 05       	cpc	r19, r1
    1a14:	2c f4       	brge	.+10     	; 0x1a20 <Write_Port+0x38>
    1a16:	8b 81       	ldd	r24, Y+3	; 0x03
    1a18:	9c 81       	ldd	r25, Y+4	; 0x04
    1a1a:	00 97       	sbiw	r24, 0x00	; 0
    1a1c:	61 f0       	breq	.+24     	; 0x1a36 <Write_Port+0x4e>
    1a1e:	1e c0       	rjmp	.+60     	; 0x1a5c <Write_Port+0x74>
    1a20:	2b 81       	ldd	r18, Y+3	; 0x03
    1a22:	3c 81       	ldd	r19, Y+4	; 0x04
    1a24:	22 30       	cpi	r18, 0x02	; 2
    1a26:	31 05       	cpc	r19, r1
    1a28:	81 f0       	breq	.+32     	; 0x1a4a <Write_Port+0x62>
    1a2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2c:	9c 81       	ldd	r25, Y+4	; 0x04
    1a2e:	83 30       	cpi	r24, 0x03	; 3
    1a30:	91 05       	cpc	r25, r1
    1a32:	81 f0       	breq	.+32     	; 0x1a54 <Write_Port+0x6c>
    1a34:	13 c0       	rjmp	.+38     	; 0x1a5c <Write_Port+0x74>
	{
	case PORTA_ID:
		PORTA=value;
    1a36:	eb e3       	ldi	r30, 0x3B	; 59
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	80 83       	st	Z, r24
    1a3e:	0e c0       	rjmp	.+28     	; 0x1a5c <Write_Port+0x74>
		break;
	case PORTB_ID:
		PORTB=value;
    1a40:	e8 e3       	ldi	r30, 0x38	; 56
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	8a 81       	ldd	r24, Y+2	; 0x02
    1a46:	80 83       	st	Z, r24
    1a48:	09 c0       	rjmp	.+18     	; 0x1a5c <Write_Port+0x74>
		break;
	case PORTC_ID:
		PORTC=value;
    1a4a:	e5 e3       	ldi	r30, 0x35	; 53
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a50:	80 83       	st	Z, r24
    1a52:	04 c0       	rjmp	.+8      	; 0x1a5c <Write_Port+0x74>
		break;
	case PORTD_ID:
		PORTD=value;
    1a54:	e2 e3       	ldi	r30, 0x32	; 50
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5a:	80 83       	st	Z, r24
		break;
	}
}
    1a5c:	0f 90       	pop	r0
    1a5e:	0f 90       	pop	r0
    1a60:	0f 90       	pop	r0
    1a62:	0f 90       	pop	r0
    1a64:	cf 91       	pop	r28
    1a66:	df 91       	pop	r29
    1a68:	08 95       	ret

00001a6a <Read_Port>:

//return the vlaue of port
//if number of port invalid ,return 0
uint8 Read_Port(uint8 port_num)
{
    1a6a:	df 93       	push	r29
    1a6c:	cf 93       	push	r28
    1a6e:	00 d0       	rcall	.+0      	; 0x1a70 <Read_Port+0x6>
    1a70:	00 d0       	rcall	.+0      	; 0x1a72 <Read_Port+0x8>
    1a72:	cd b7       	in	r28, 0x3d	; 61
    1a74:	de b7       	in	r29, 0x3e	; 62
    1a76:	8a 83       	std	Y+2, r24	; 0x02
	uint8 portvalue=0;
    1a78:	19 82       	std	Y+1, r1	; 0x01
	if((port_num>=NUMBER_OF_PORTS))
	{
		//do nothing
	}
	switch(port_num)
    1a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7c:	28 2f       	mov	r18, r24
    1a7e:	30 e0       	ldi	r19, 0x00	; 0
    1a80:	3c 83       	std	Y+4, r19	; 0x04
    1a82:	2b 83       	std	Y+3, r18	; 0x03
    1a84:	8b 81       	ldd	r24, Y+3	; 0x03
    1a86:	9c 81       	ldd	r25, Y+4	; 0x04
    1a88:	81 30       	cpi	r24, 0x01	; 1
    1a8a:	91 05       	cpc	r25, r1
    1a8c:	d1 f0       	breq	.+52     	; 0x1ac2 <Read_Port+0x58>
    1a8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1a90:	3c 81       	ldd	r19, Y+4	; 0x04
    1a92:	22 30       	cpi	r18, 0x02	; 2
    1a94:	31 05       	cpc	r19, r1
    1a96:	2c f4       	brge	.+10     	; 0x1aa2 <Read_Port+0x38>
    1a98:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a9c:	00 97       	sbiw	r24, 0x00	; 0
    1a9e:	61 f0       	breq	.+24     	; 0x1ab8 <Read_Port+0x4e>
    1aa0:	1e c0       	rjmp	.+60     	; 0x1ade <Read_Port+0x74>
    1aa2:	2b 81       	ldd	r18, Y+3	; 0x03
    1aa4:	3c 81       	ldd	r19, Y+4	; 0x04
    1aa6:	22 30       	cpi	r18, 0x02	; 2
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	81 f0       	breq	.+32     	; 0x1acc <Read_Port+0x62>
    1aac:	8b 81       	ldd	r24, Y+3	; 0x03
    1aae:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab0:	83 30       	cpi	r24, 0x03	; 3
    1ab2:	91 05       	cpc	r25, r1
    1ab4:	81 f0       	breq	.+32     	; 0x1ad6 <Read_Port+0x6c>
    1ab6:	13 c0       	rjmp	.+38     	; 0x1ade <Read_Port+0x74>
	{
	case PORTA_ID:
		portvalue=PINA;
    1ab8:	e9 e3       	ldi	r30, 0x39	; 57
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	89 83       	std	Y+1, r24	; 0x01
    1ac0:	0e c0       	rjmp	.+28     	; 0x1ade <Read_Port+0x74>
		break;
	case PORTB_ID:
		portvalue=PINB;
    1ac2:	e6 e3       	ldi	r30, 0x36	; 54
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	80 81       	ld	r24, Z
    1ac8:	89 83       	std	Y+1, r24	; 0x01
    1aca:	09 c0       	rjmp	.+18     	; 0x1ade <Read_Port+0x74>
		break;
	case PORTC_ID:
		portvalue=PINC;
    1acc:	e3 e3       	ldi	r30, 0x33	; 51
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	89 83       	std	Y+1, r24	; 0x01
    1ad4:	04 c0       	rjmp	.+8      	; 0x1ade <Read_Port+0x74>
		break;
	case PORTD_ID:
		portvalue=PIND;
    1ad6:	e0 e3       	ldi	r30, 0x30	; 48
    1ad8:	f0 e0       	ldi	r31, 0x00	; 0
    1ada:	80 81       	ld	r24, Z
    1adc:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return portvalue;
    1ade:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ae0:	0f 90       	pop	r0
    1ae2:	0f 90       	pop	r0
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	cf 91       	pop	r28
    1aea:	df 91       	pop	r29
    1aec:	08 95       	ret

00001aee <PWM_Timer0_START>:
#include <avr/io.h>
#include "PWM.h"
void PWM_Timer0_START(uint8 set_duty_cycle)
{
    1aee:	df 93       	push	r29
    1af0:	cf 93       	push	r28
    1af2:	0f 92       	push	r0
    1af4:	cd b7       	in	r28, 0x3d	; 61
    1af6:	de b7       	in	r29, 0x3e	; 62
    1af8:	89 83       	std	Y+1, r24	; 0x01

	TCNT0 = 0; //Set Timer Initial value
    1afa:	e2 e5       	ldi	r30, 0x52	; 82
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	10 82       	st	Z, r1

	OCR0  = set_duty_cycle; // Set Compare Value
    1b00:	ec e5       	ldi	r30, 0x5C	; 92
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	89 81       	ldd	r24, Y+1	; 0x01
    1b06:	80 83       	st	Z, r24

	SetupPinDirection(PWM_PORT_ID,PWM_PIN_ID,OUTPUT_PIN);
    1b08:	81 e0       	ldi	r24, 0x01	; 1
    1b0a:	63 e0       	ldi	r22, 0x03	; 3
    1b0c:	41 e0       	ldi	r20, 0x01	; 1
    1b0e:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <SetupPinDirection>
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1b12:	e3 e5       	ldi	r30, 0x53	; 83
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	8a e6       	ldi	r24, 0x6A	; 106
    1b18:	80 83       	st	Z, r24
}
    1b1a:	0f 90       	pop	r0
    1b1c:	cf 91       	pop	r28
    1b1e:	df 91       	pop	r29
    1b20:	08 95       	ret

00001b22 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_INIT *selectModes)
{
    1b22:	df 93       	push	r29
    1b24:	cf 93       	push	r28
    1b26:	00 d0       	rcall	.+0      	; 0x1b28 <UART_init+0x6>
    1b28:	00 d0       	rcall	.+0      	; 0x1b2a <UART_init+0x8>
    1b2a:	cd b7       	in	r28, 0x3d	; 61
    1b2c:	de b7       	in	r29, 0x3e	; 62
    1b2e:	9c 83       	std	Y+4, r25	; 0x04
    1b30:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1b32:	1a 82       	std	Y+2, r1	; 0x02
    1b34:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (UCSRA & 0xFD) | (selectModes->Speed_state);
    1b36:	ab e2       	ldi	r26, 0x2B	; 43
    1b38:	b0 e0       	ldi	r27, 0x00	; 0
    1b3a:	eb e2       	ldi	r30, 0x2B	; 43
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	80 81       	ld	r24, Z
    1b40:	98 2f       	mov	r25, r24
    1b42:	9d 7f       	andi	r25, 0xFD	; 253
    1b44:	eb 81       	ldd	r30, Y+3	; 0x03
    1b46:	fc 81       	ldd	r31, Y+4	; 0x04
    1b48:	84 81       	ldd	r24, Z+4	; 0x04
    1b4a:	89 2b       	or	r24, r25
    1b4c:	8c 93       	st	X, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1b4e:	ea e2       	ldi	r30, 0x2A	; 42
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	88 e1       	ldi	r24, 0x18	; 24
    1b54:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) |((UCSRC & 0xBF) | ((selectModes->Mode))<<6) | ((UCSRC & 0xCF) | ((selectModes->Parity)<<4));
    1b56:	a0 e4       	ldi	r26, 0x40	; 64
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	e0 e4       	ldi	r30, 0x40	; 64
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	28 2f       	mov	r18, r24
    1b62:	2f 7b       	andi	r18, 0xBF	; 191
    1b64:	eb 81       	ldd	r30, Y+3	; 0x03
    1b66:	fc 81       	ldd	r31, Y+4	; 0x04
    1b68:	80 81       	ld	r24, Z
    1b6a:	88 2f       	mov	r24, r24
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	00 24       	eor	r0, r0
    1b70:	96 95       	lsr	r25
    1b72:	87 95       	ror	r24
    1b74:	07 94       	ror	r0
    1b76:	96 95       	lsr	r25
    1b78:	87 95       	ror	r24
    1b7a:	07 94       	ror	r0
    1b7c:	98 2f       	mov	r25, r24
    1b7e:	80 2d       	mov	r24, r0
    1b80:	82 2b       	or	r24, r18
    1b82:	38 2f       	mov	r19, r24
    1b84:	30 68       	ori	r19, 0x80	; 128
    1b86:	e0 e4       	ldi	r30, 0x40	; 64
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	80 81       	ld	r24, Z
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	2f 7c       	andi	r18, 0xCF	; 207
    1b90:	eb 81       	ldd	r30, Y+3	; 0x03
    1b92:	fc 81       	ldd	r31, Y+4	; 0x04
    1b94:	81 81       	ldd	r24, Z+1	; 0x01
    1b96:	88 2f       	mov	r24, r24
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	82 95       	swap	r24
    1b9c:	92 95       	swap	r25
    1b9e:	90 7f       	andi	r25, 0xF0	; 240
    1ba0:	98 27       	eor	r25, r24
    1ba2:	80 7f       	andi	r24, 0xF0	; 240
    1ba4:	98 27       	eor	r25, r24
    1ba6:	82 2b       	or	r24, r18
    1ba8:	83 2b       	or	r24, r19
    1baa:	8c 93       	st	X, r24
	UCSRC |= (1<<URSEL) |((UCSRC & 0xF7) | ((selectModes->Stop_Bit))<<3) | ((UCSRC & 0xF9) | ((selectModes->Data_Mode)<<1));
    1bac:	a0 e4       	ldi	r26, 0x40	; 64
    1bae:	b0 e0       	ldi	r27, 0x00	; 0
    1bb0:	e0 e4       	ldi	r30, 0x40	; 64
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	80 81       	ld	r24, Z
    1bb6:	38 2f       	mov	r19, r24
    1bb8:	e0 e4       	ldi	r30, 0x40	; 64
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	28 2f       	mov	r18, r24
    1bc0:	27 7f       	andi	r18, 0xF7	; 247
    1bc2:	eb 81       	ldd	r30, Y+3	; 0x03
    1bc4:	fc 81       	ldd	r31, Y+4	; 0x04
    1bc6:	82 81       	ldd	r24, Z+2	; 0x02
    1bc8:	88 2f       	mov	r24, r24
    1bca:	90 e0       	ldi	r25, 0x00	; 0
    1bcc:	88 0f       	add	r24, r24
    1bce:	99 1f       	adc	r25, r25
    1bd0:	88 0f       	add	r24, r24
    1bd2:	99 1f       	adc	r25, r25
    1bd4:	88 0f       	add	r24, r24
    1bd6:	99 1f       	adc	r25, r25
    1bd8:	82 2b       	or	r24, r18
    1bda:	48 2f       	mov	r20, r24
    1bdc:	40 68       	ori	r20, 0x80	; 128
    1bde:	e0 e4       	ldi	r30, 0x40	; 64
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	28 2f       	mov	r18, r24
    1be6:	29 7f       	andi	r18, 0xF9	; 249
    1be8:	eb 81       	ldd	r30, Y+3	; 0x03
    1bea:	fc 81       	ldd	r31, Y+4	; 0x04
    1bec:	83 81       	ldd	r24, Z+3	; 0x03
    1bee:	88 2f       	mov	r24, r24
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	88 0f       	add	r24, r24
    1bf4:	99 1f       	adc	r25, r25
    1bf6:	82 2b       	or	r24, r18
    1bf8:	84 2b       	or	r24, r20
    1bfa:	83 2b       	or	r24, r19
    1bfc:	8c 93       	st	X, r24

	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ( (selectModes->BaudeRate)* 8UL))) - 1);
    1bfe:	eb 81       	ldd	r30, Y+3	; 0x03
    1c00:	fc 81       	ldd	r31, Y+4	; 0x04
    1c02:	85 81       	ldd	r24, Z+5	; 0x05
    1c04:	96 81       	ldd	r25, Z+6	; 0x06
    1c06:	a7 81       	ldd	r26, Z+7	; 0x07
    1c08:	b0 85       	ldd	r27, Z+8	; 0x08
    1c0a:	88 0f       	add	r24, r24
    1c0c:	99 1f       	adc	r25, r25
    1c0e:	aa 1f       	adc	r26, r26
    1c10:	bb 1f       	adc	r27, r27
    1c12:	88 0f       	add	r24, r24
    1c14:	99 1f       	adc	r25, r25
    1c16:	aa 1f       	adc	r26, r26
    1c18:	bb 1f       	adc	r27, r27
    1c1a:	88 0f       	add	r24, r24
    1c1c:	99 1f       	adc	r25, r25
    1c1e:	aa 1f       	adc	r26, r26
    1c20:	bb 1f       	adc	r27, r27
    1c22:	9c 01       	movw	r18, r24
    1c24:	ad 01       	movw	r20, r26
    1c26:	80 e0       	ldi	r24, 0x00	; 0
    1c28:	94 e2       	ldi	r25, 0x24	; 36
    1c2a:	a4 ef       	ldi	r26, 0xF4	; 244
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	bc 01       	movw	r22, r24
    1c30:	cd 01       	movw	r24, r26
    1c32:	0e 94 c4 0e 	call	0x1d88	; 0x1d88 <__udivmodsi4>
    1c36:	da 01       	movw	r26, r20
    1c38:	c9 01       	movw	r24, r18
    1c3a:	01 97       	sbiw	r24, 0x01	; 1
    1c3c:	9a 83       	std	Y+2, r25	; 0x02
    1c3e:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    1c40:	e0 e4       	ldi	r30, 0x40	; 64
    1c42:	f0 e0       	ldi	r31, 0x00	; 0
    1c44:	89 81       	ldd	r24, Y+1	; 0x01
    1c46:	9a 81       	ldd	r25, Y+2	; 0x02
    1c48:	89 2f       	mov	r24, r25
    1c4a:	99 27       	eor	r25, r25
    1c4c:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    1c4e:	e9 e2       	ldi	r30, 0x29	; 41
    1c50:	f0 e0       	ldi	r31, 0x00	; 0
    1c52:	89 81       	ldd	r24, Y+1	; 0x01
    1c54:	80 83       	st	Z, r24
}
    1c56:	0f 90       	pop	r0
    1c58:	0f 90       	pop	r0
    1c5a:	0f 90       	pop	r0
    1c5c:	0f 90       	pop	r0
    1c5e:	cf 91       	pop	r28
    1c60:	df 91       	pop	r29
    1c62:	08 95       	ret

00001c64 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    1c64:	df 93       	push	r29
    1c66:	cf 93       	push	r28
    1c68:	0f 92       	push	r0
    1c6a:	cd b7       	in	r28, 0x3d	; 61
    1c6c:	de b7       	in	r29, 0x3e	; 62
    1c6e:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1c70:	eb e2       	ldi	r30, 0x2B	; 43
    1c72:	f0 e0       	ldi	r31, 0x00	; 0
    1c74:	80 81       	ld	r24, Z
    1c76:	88 2f       	mov	r24, r24
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	80 72       	andi	r24, 0x20	; 32
    1c7c:	90 70       	andi	r25, 0x00	; 0
    1c7e:	00 97       	sbiw	r24, 0x00	; 0
    1c80:	b9 f3       	breq	.-18     	; 0x1c70 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    1c82:	ec e2       	ldi	r30, 0x2C	; 44
    1c84:	f0 e0       	ldi	r31, 0x00	; 0
    1c86:	89 81       	ldd	r24, Y+1	; 0x01
    1c88:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1c8a:	0f 90       	pop	r0
    1c8c:	cf 91       	pop	r28
    1c8e:	df 91       	pop	r29
    1c90:	08 95       	ret

00001c92 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1c92:	df 93       	push	r29
    1c94:	cf 93       	push	r28
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1c9a:	eb e2       	ldi	r30, 0x2B	; 43
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	88 23       	and	r24, r24
    1ca2:	dc f7       	brge	.-10     	; 0x1c9a <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    1ca4:	ec e2       	ldi	r30, 0x2C	; 44
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
}
    1caa:	cf 91       	pop	r28
    1cac:	df 91       	pop	r29
    1cae:	08 95       	ret

00001cb0 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1cb0:	df 93       	push	r29
    1cb2:	cf 93       	push	r28
    1cb4:	00 d0       	rcall	.+0      	; 0x1cb6 <UART_sendString+0x6>
    1cb6:	0f 92       	push	r0
    1cb8:	cd b7       	in	r28, 0x3d	; 61
    1cba:	de b7       	in	r29, 0x3e	; 62
    1cbc:	9b 83       	std	Y+3, r25	; 0x03
    1cbe:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1cc0:	19 82       	std	Y+1, r1	; 0x01
    1cc2:	0e c0       	rjmp	.+28     	; 0x1ce0 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1cc4:	89 81       	ldd	r24, Y+1	; 0x01
    1cc6:	28 2f       	mov	r18, r24
    1cc8:	30 e0       	ldi	r19, 0x00	; 0
    1cca:	8a 81       	ldd	r24, Y+2	; 0x02
    1ccc:	9b 81       	ldd	r25, Y+3	; 0x03
    1cce:	fc 01       	movw	r30, r24
    1cd0:	e2 0f       	add	r30, r18
    1cd2:	f3 1f       	adc	r31, r19
    1cd4:	80 81       	ld	r24, Z
    1cd6:	0e 94 32 0e 	call	0x1c64	; 0x1c64 <UART_sendByte>
		i++;
    1cda:	89 81       	ldd	r24, Y+1	; 0x01
    1cdc:	8f 5f       	subi	r24, 0xFF	; 255
    1cde:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1ce0:	89 81       	ldd	r24, Y+1	; 0x01
    1ce2:	28 2f       	mov	r18, r24
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce8:	9b 81       	ldd	r25, Y+3	; 0x03
    1cea:	fc 01       	movw	r30, r24
    1cec:	e2 0f       	add	r30, r18
    1cee:	f3 1f       	adc	r31, r19
    1cf0:	80 81       	ld	r24, Z
    1cf2:	88 23       	and	r24, r24
    1cf4:	39 f7       	brne	.-50     	; 0x1cc4 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    1cf6:	0f 90       	pop	r0
    1cf8:	0f 90       	pop	r0
    1cfa:	0f 90       	pop	r0
    1cfc:	cf 91       	pop	r28
    1cfe:	df 91       	pop	r29
    1d00:	08 95       	ret

00001d02 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    1d02:	0f 93       	push	r16
    1d04:	1f 93       	push	r17
    1d06:	df 93       	push	r29
    1d08:	cf 93       	push	r28
    1d0a:	00 d0       	rcall	.+0      	; 0x1d0c <UART_receiveString+0xa>
    1d0c:	0f 92       	push	r0
    1d0e:	cd b7       	in	r28, 0x3d	; 61
    1d10:	de b7       	in	r29, 0x3e	; 62
    1d12:	9b 83       	std	Y+3, r25	; 0x03
    1d14:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1d16:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    1d18:	89 81       	ldd	r24, Y+1	; 0x01
    1d1a:	28 2f       	mov	r18, r24
    1d1c:	30 e0       	ldi	r19, 0x00	; 0
    1d1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d20:	9b 81       	ldd	r25, Y+3	; 0x03
    1d22:	8c 01       	movw	r16, r24
    1d24:	02 0f       	add	r16, r18
    1d26:	13 1f       	adc	r17, r19
    1d28:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <UART_recieveByte>
    1d2c:	f8 01       	movw	r30, r16
    1d2e:	80 83       	st	Z, r24
    1d30:	0f c0       	rjmp	.+30     	; 0x1d50 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    1d32:	89 81       	ldd	r24, Y+1	; 0x01
    1d34:	8f 5f       	subi	r24, 0xFF	; 255
    1d36:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1d38:	89 81       	ldd	r24, Y+1	; 0x01
    1d3a:	28 2f       	mov	r18, r24
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d40:	9b 81       	ldd	r25, Y+3	; 0x03
    1d42:	8c 01       	movw	r16, r24
    1d44:	02 0f       	add	r16, r18
    1d46:	13 1f       	adc	r17, r19
    1d48:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <UART_recieveByte>
    1d4c:	f8 01       	movw	r30, r16
    1d4e:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    1d50:	89 81       	ldd	r24, Y+1	; 0x01
    1d52:	28 2f       	mov	r18, r24
    1d54:	30 e0       	ldi	r19, 0x00	; 0
    1d56:	8a 81       	ldd	r24, Y+2	; 0x02
    1d58:	9b 81       	ldd	r25, Y+3	; 0x03
    1d5a:	fc 01       	movw	r30, r24
    1d5c:	e2 0f       	add	r30, r18
    1d5e:	f3 1f       	adc	r31, r19
    1d60:	80 81       	ld	r24, Z
    1d62:	83 32       	cpi	r24, 0x23	; 35
    1d64:	31 f7       	brne	.-52     	; 0x1d32 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    1d66:	89 81       	ldd	r24, Y+1	; 0x01
    1d68:	28 2f       	mov	r18, r24
    1d6a:	30 e0       	ldi	r19, 0x00	; 0
    1d6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d6e:	9b 81       	ldd	r25, Y+3	; 0x03
    1d70:	fc 01       	movw	r30, r24
    1d72:	e2 0f       	add	r30, r18
    1d74:	f3 1f       	adc	r31, r19
    1d76:	10 82       	st	Z, r1
}
    1d78:	0f 90       	pop	r0
    1d7a:	0f 90       	pop	r0
    1d7c:	0f 90       	pop	r0
    1d7e:	cf 91       	pop	r28
    1d80:	df 91       	pop	r29
    1d82:	1f 91       	pop	r17
    1d84:	0f 91       	pop	r16
    1d86:	08 95       	ret

00001d88 <__udivmodsi4>:
    1d88:	a1 e2       	ldi	r26, 0x21	; 33
    1d8a:	1a 2e       	mov	r1, r26
    1d8c:	aa 1b       	sub	r26, r26
    1d8e:	bb 1b       	sub	r27, r27
    1d90:	fd 01       	movw	r30, r26
    1d92:	0d c0       	rjmp	.+26     	; 0x1dae <__udivmodsi4_ep>

00001d94 <__udivmodsi4_loop>:
    1d94:	aa 1f       	adc	r26, r26
    1d96:	bb 1f       	adc	r27, r27
    1d98:	ee 1f       	adc	r30, r30
    1d9a:	ff 1f       	adc	r31, r31
    1d9c:	a2 17       	cp	r26, r18
    1d9e:	b3 07       	cpc	r27, r19
    1da0:	e4 07       	cpc	r30, r20
    1da2:	f5 07       	cpc	r31, r21
    1da4:	20 f0       	brcs	.+8      	; 0x1dae <__udivmodsi4_ep>
    1da6:	a2 1b       	sub	r26, r18
    1da8:	b3 0b       	sbc	r27, r19
    1daa:	e4 0b       	sbc	r30, r20
    1dac:	f5 0b       	sbc	r31, r21

00001dae <__udivmodsi4_ep>:
    1dae:	66 1f       	adc	r22, r22
    1db0:	77 1f       	adc	r23, r23
    1db2:	88 1f       	adc	r24, r24
    1db4:	99 1f       	adc	r25, r25
    1db6:	1a 94       	dec	r1
    1db8:	69 f7       	brne	.-38     	; 0x1d94 <__udivmodsi4_loop>
    1dba:	60 95       	com	r22
    1dbc:	70 95       	com	r23
    1dbe:	80 95       	com	r24
    1dc0:	90 95       	com	r25
    1dc2:	9b 01       	movw	r18, r22
    1dc4:	ac 01       	movw	r20, r24
    1dc6:	bd 01       	movw	r22, r26
    1dc8:	cf 01       	movw	r24, r30
    1dca:	08 95       	ret

00001dcc <__prologue_saves__>:
    1dcc:	2f 92       	push	r2
    1dce:	3f 92       	push	r3
    1dd0:	4f 92       	push	r4
    1dd2:	5f 92       	push	r5
    1dd4:	6f 92       	push	r6
    1dd6:	7f 92       	push	r7
    1dd8:	8f 92       	push	r8
    1dda:	9f 92       	push	r9
    1ddc:	af 92       	push	r10
    1dde:	bf 92       	push	r11
    1de0:	cf 92       	push	r12
    1de2:	df 92       	push	r13
    1de4:	ef 92       	push	r14
    1de6:	ff 92       	push	r15
    1de8:	0f 93       	push	r16
    1dea:	1f 93       	push	r17
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	cd b7       	in	r28, 0x3d	; 61
    1df2:	de b7       	in	r29, 0x3e	; 62
    1df4:	ca 1b       	sub	r28, r26
    1df6:	db 0b       	sbc	r29, r27
    1df8:	0f b6       	in	r0, 0x3f	; 63
    1dfa:	f8 94       	cli
    1dfc:	de bf       	out	0x3e, r29	; 62
    1dfe:	0f be       	out	0x3f, r0	; 63
    1e00:	cd bf       	out	0x3d, r28	; 61
    1e02:	09 94       	ijmp

00001e04 <__epilogue_restores__>:
    1e04:	2a 88       	ldd	r2, Y+18	; 0x12
    1e06:	39 88       	ldd	r3, Y+17	; 0x11
    1e08:	48 88       	ldd	r4, Y+16	; 0x10
    1e0a:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e0c:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e0e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e10:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e12:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e14:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e16:	b9 84       	ldd	r11, Y+9	; 0x09
    1e18:	c8 84       	ldd	r12, Y+8	; 0x08
    1e1a:	df 80       	ldd	r13, Y+7	; 0x07
    1e1c:	ee 80       	ldd	r14, Y+6	; 0x06
    1e1e:	fd 80       	ldd	r15, Y+5	; 0x05
    1e20:	0c 81       	ldd	r16, Y+4	; 0x04
    1e22:	1b 81       	ldd	r17, Y+3	; 0x03
    1e24:	aa 81       	ldd	r26, Y+2	; 0x02
    1e26:	b9 81       	ldd	r27, Y+1	; 0x01
    1e28:	ce 0f       	add	r28, r30
    1e2a:	d1 1d       	adc	r29, r1
    1e2c:	0f b6       	in	r0, 0x3f	; 63
    1e2e:	f8 94       	cli
    1e30:	de bf       	out	0x3e, r29	; 62
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	cd bf       	out	0x3d, r28	; 61
    1e36:	ed 01       	movw	r28, r26
    1e38:	08 95       	ret

00001e3a <itoa>:
    1e3a:	fb 01       	movw	r30, r22
    1e3c:	9f 01       	movw	r18, r30
    1e3e:	e8 94       	clt
    1e40:	42 30       	cpi	r20, 0x02	; 2
    1e42:	c4 f0       	brlt	.+48     	; 0x1e74 <itoa+0x3a>
    1e44:	45 32       	cpi	r20, 0x25	; 37
    1e46:	b4 f4       	brge	.+44     	; 0x1e74 <itoa+0x3a>
    1e48:	4a 30       	cpi	r20, 0x0A	; 10
    1e4a:	29 f4       	brne	.+10     	; 0x1e56 <itoa+0x1c>
    1e4c:	97 fb       	bst	r25, 7
    1e4e:	1e f4       	brtc	.+6      	; 0x1e56 <itoa+0x1c>
    1e50:	90 95       	com	r25
    1e52:	81 95       	neg	r24
    1e54:	9f 4f       	sbci	r25, 0xFF	; 255
    1e56:	64 2f       	mov	r22, r20
    1e58:	77 27       	eor	r23, r23
    1e5a:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <__udivmodhi4>
    1e5e:	80 5d       	subi	r24, 0xD0	; 208
    1e60:	8a 33       	cpi	r24, 0x3A	; 58
    1e62:	0c f0       	brlt	.+2      	; 0x1e66 <itoa+0x2c>
    1e64:	89 5d       	subi	r24, 0xD9	; 217
    1e66:	81 93       	st	Z+, r24
    1e68:	cb 01       	movw	r24, r22
    1e6a:	00 97       	sbiw	r24, 0x00	; 0
    1e6c:	a1 f7       	brne	.-24     	; 0x1e56 <itoa+0x1c>
    1e6e:	16 f4       	brtc	.+4      	; 0x1e74 <itoa+0x3a>
    1e70:	5d e2       	ldi	r21, 0x2D	; 45
    1e72:	51 93       	st	Z+, r21
    1e74:	10 82       	st	Z, r1
    1e76:	c9 01       	movw	r24, r18
    1e78:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <strrev>

00001e7c <strrev>:
    1e7c:	dc 01       	movw	r26, r24
    1e7e:	fc 01       	movw	r30, r24
    1e80:	67 2f       	mov	r22, r23
    1e82:	71 91       	ld	r23, Z+
    1e84:	77 23       	and	r23, r23
    1e86:	e1 f7       	brne	.-8      	; 0x1e80 <strrev+0x4>
    1e88:	32 97       	sbiw	r30, 0x02	; 2
    1e8a:	04 c0       	rjmp	.+8      	; 0x1e94 <strrev+0x18>
    1e8c:	7c 91       	ld	r23, X
    1e8e:	6d 93       	st	X+, r22
    1e90:	70 83       	st	Z, r23
    1e92:	62 91       	ld	r22, -Z
    1e94:	ae 17       	cp	r26, r30
    1e96:	bf 07       	cpc	r27, r31
    1e98:	c8 f3       	brcs	.-14     	; 0x1e8c <strrev+0x10>
    1e9a:	08 95       	ret

00001e9c <__udivmodhi4>:
    1e9c:	aa 1b       	sub	r26, r26
    1e9e:	bb 1b       	sub	r27, r27
    1ea0:	51 e1       	ldi	r21, 0x11	; 17
    1ea2:	07 c0       	rjmp	.+14     	; 0x1eb2 <__udivmodhi4_ep>

00001ea4 <__udivmodhi4_loop>:
    1ea4:	aa 1f       	adc	r26, r26
    1ea6:	bb 1f       	adc	r27, r27
    1ea8:	a6 17       	cp	r26, r22
    1eaa:	b7 07       	cpc	r27, r23
    1eac:	10 f0       	brcs	.+4      	; 0x1eb2 <__udivmodhi4_ep>
    1eae:	a6 1b       	sub	r26, r22
    1eb0:	b7 0b       	sbc	r27, r23

00001eb2 <__udivmodhi4_ep>:
    1eb2:	88 1f       	adc	r24, r24
    1eb4:	99 1f       	adc	r25, r25
    1eb6:	5a 95       	dec	r21
    1eb8:	a9 f7       	brne	.-22     	; 0x1ea4 <__udivmodhi4_loop>
    1eba:	80 95       	com	r24
    1ebc:	90 95       	com	r25
    1ebe:	bc 01       	movw	r22, r24
    1ec0:	cd 01       	movw	r24, r26
    1ec2:	08 95       	ret

00001ec4 <_exit>:
    1ec4:	f8 94       	cli

00001ec6 <__stop_program>:
    1ec6:	ff cf       	rjmp	.-2      	; 0x1ec6 <__stop_program>
