Analysis & Synthesis report for system
Sat May  3 17:31:26 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |system|pipeline:CPU|caches:CM|dcache:DCACHE|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1
 16. Parameter Settings for User Entity Instance: Top-level Entity: |system
 17. Parameter Settings for User Entity Instance: pipeline:CPU
 18. Parameter Settings for User Entity Instance: pipeline:CPU|cache_control_if:ccif
 19. Parameter Settings for User Entity Instance: pipeline:CPU|datapath:DP
 20. Parameter Settings for User Entity Instance: pipeline:CPU|memory_control:CC
 21. Parameter Settings for User Entity Instance: ram:RAM
 22. Parameter Settings for User Entity Instance: ram:RAM|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May  3 17:31:26 2025           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; system                                          ;
; Top-level Entity Name              ; system                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,571                                           ;
;     Total combinational functions  ; 6,264                                           ;
;     Dedicated logic registers      ; 4,171                                           ;
; Total registers                    ; 4171                                            ;
; Total pins                         ; 102                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; system             ; system             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 128         ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; ../source/alu.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/alu.sv                                                               ;             ;
; ../source/caches.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/caches.sv                                                            ;             ;
; ../source/control_unit.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv                                                      ;             ;
; ../source/datapath.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv                                                          ;             ;
; ../source/dcache.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv                                                            ;             ;
; ../source/exe_mem.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv                                                           ;             ;
; ../source/forwarding_unit.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/forwarding_unit.sv                                                   ;             ;
; ../source/hazard_unit.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv                                                       ;             ;
; ../source/icache.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv                                                            ;             ;
; ../source/id_exe.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/id_exe.sv                                                            ;             ;
; ../source/if_id.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv                                                             ;             ;
; ../source/imm_gen.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv                                                           ;             ;
; ../source/mem_wb.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/mem_wb.sv                                                            ;             ;
; ../source/memory_control.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv                                                    ;             ;
; ../source/pipeline.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv                                                          ;             ;
; ../source/ram.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv                                                               ;             ;
; ../source/register_file.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/register_file.sv                                                     ;             ;
; ../source/system.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv                                                            ;             ;
; cpu_types_pkg.vh                                                   ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/cpu_types_pkg.vh                                                    ;             ;
; alu_if.vh                                                          ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/alu_if.vh                                                           ;             ;
; control_unit_if.vh                                                 ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh                                                  ;             ;
; datapath_cache_if.vh                                               ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/datapath_cache_if.vh                                                ;             ;
; imm_gen_if.vh                                                      ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/imm_gen_if.vh                                                       ;             ;
; register_file_if.vh                                                ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/register_file_if.vh                                                 ;             ;
; if_id_if.vh                                                        ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/if_id_if.vh                                                         ;             ;
; id_exe_if.vh                                                       ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/id_exe_if.vh                                                        ;             ;
; exe_mem_if.vh                                                      ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/exe_mem_if.vh                                                       ;             ;
; mem_wb_if.vh                                                       ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/mem_wb_if.vh                                                        ;             ;
; caches_if.vh                                                       ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/caches_if.vh                                                        ;             ;
; forwarding_unit_if.vh                                              ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/forwarding_unit_if.vh                                               ;             ;
; hazard_unit_if.vh                                                  ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/hazard_unit_if.vh                                                   ;             ;
; cache_control_if.vh                                                ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh                                                 ;             ;
; cpu_ram_if.vh                                                      ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/cpu_ram_if.vh                                                       ;             ;
; system_if.vh                                                       ; yes             ; Auto-Found Unspecified File                  ; /home/ecegridfs/a/437mg031/ece437/processors/include/system_if.vh                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/aglobal211.inc                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altrom.inc                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altram.inc                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altdpram.inc                                          ;             ;
; db/altsyncram_99f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf                                             ;             ;
; db/altsyncram_fta2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_fta2.tdf                                             ;             ;
; meminit.hex                                                        ; yes             ; Auto-Found Memory Initialization File        ; /home/ecegridfs/a/437mg031/ece437/processors/._system/meminit.hex                                                        ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/decode_jsa.tdf                                                  ;             ;
; db/decode_c8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/decode_c8a.tdf                                                  ;             ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/mux_gob.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_hub.vhd                                           ; altera_sld  ;
; db/ip/sld6c6326ae/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 9,571      ;
;                                             ;            ;
; Total combinational functions               ; 6264       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 5117       ;
;     -- 3 input functions                    ; 919        ;
;     -- <=2 input functions                  ; 228        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 6051       ;
;     -- arithmetic mode                      ; 213        ;
;                                             ;            ;
; Total registers                             ; 4171       ;
;     -- Dedicated logic registers            ; 4171       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 102        ;
; Total memory bits                           ; 524288     ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; nRST~input ;
; Maximum fan-out                             ; 4016       ;
; Total fan-out                               ; 42630      ;
; Average fan-out                             ; 3.98       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |system                                                                                                                                 ; 6264 (230)          ; 4171 (5)                  ; 524288      ; 0            ; 0       ; 0         ; 102  ; 0            ; |system                                                                                                                                                                                                                                                                                                                                            ; system                            ; work         ;
;    |pipeline:CPU|                                                                                                                       ; 5743 (0)            ; 3970 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU                                                                                                                                                                                                                                                                                                                               ; pipeline                          ; work         ;
;       |caches:CM|                                                                                                                       ; 2817 (0)            ; 2471 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|caches:CM                                                                                                                                                                                                                                                                                                                     ; caches                            ; work         ;
;          |dcache:DCACHE|                                                                                                                ; 2181 (2181)         ; 1526 (1526)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|caches:CM|dcache:DCACHE                                                                                                                                                                                                                                                                                                       ; dcache                            ; work         ;
;          |icache:ICACHE|                                                                                                                ; 636 (636)           ; 945 (945)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|caches:CM|icache:ICACHE                                                                                                                                                                                                                                                                                                       ; icache                            ; work         ;
;       |datapath:DP|                                                                                                                     ; 2924 (431)          ; 1499 (65)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP                                                                                                                                                                                                                                                                                                                   ; datapath                          ; work         ;
;          |alu:alu|                                                                                                                      ; 678 (678)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|alu:alu                                                                                                                                                                                                                                                                                                           ; alu                               ; work         ;
;          |control_unit:control|                                                                                                         ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|control_unit:control                                                                                                                                                                                                                                                                                              ; control_unit                      ; work         ;
;          |exe_mem:latch3|                                                                                                               ; 163 (163)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|exe_mem:latch3                                                                                                                                                                                                                                                                                                    ; exe_mem                           ; work         ;
;          |forwarding_unit:forward|                                                                                                      ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|forwarding_unit:forward                                                                                                                                                                                                                                                                                           ; forwarding_unit                   ; work         ;
;          |hazard_unit:hazard|                                                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|hazard_unit:hazard                                                                                                                                                                                                                                                                                                ; hazard_unit                       ; work         ;
;          |id_exe:latch2|                                                                                                                ; 205 (205)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|id_exe:latch2                                                                                                                                                                                                                                                                                                     ; id_exe                            ; work         ;
;          |if_id:latch1|                                                                                                                 ; 65 (65)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|if_id:latch1                                                                                                                                                                                                                                                                                                      ; if_id                             ; work         ;
;          |imm_gen:generator|                                                                                                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|imm_gen:generator                                                                                                                                                                                                                                                                                                 ; imm_gen                           ; work         ;
;          |mem_wb:latch4|                                                                                                                ; 0 (0)               ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|mem_wb:latch4                                                                                                                                                                                                                                                                                                     ; mem_wb                            ; work         ;
;          |register_file:reg_file|                                                                                                       ; 1323 (1323)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|datapath:DP|register_file:reg_file                                                                                                                                                                                                                                                                                            ; register_file                     ; work         ;
;       |memory_control:CC|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|pipeline:CPU|memory_control:CC                                                                                                                                                                                                                                                                                                             ; memory_control                    ; work         ;
;    |ram:RAM|                                                                                                                            ; 168 (66)            ; 110 (38)                  ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM                                                                                                                                                                                                                                                                                                                                    ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 102 (0)             ; 72 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_99f1:auto_generated|                                                                                               ; 102 (0)             ; 72 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_99f1                   ; work         ;
;             |altsyncram_fta2:altsyncram1|                                                                                               ; 4 (0)               ; 2 (2)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1                                                                                                                                                                                                                                         ; altsyncram_fta2                   ; work         ;
;                |decode_jsa:decode4|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4                                                                                                                                                                                                                      ; decode_jsa                        ; work         ;
;                |decode_jsa:decode5|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5                                                                                                                                                                                                                      ; decode_jsa                        ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 98 (76)             ; 70 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (85)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; meminit.hex ;
+---------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system|pipeline:CPU|caches:CM|dcache:DCACHE|state                                                                                                   ;
+----------------+------------+---------------+----------------+----------------+---------------+-------------+-------------+--------------+--------------+------------+
; Name           ; state.HALT ; state.C_STORE ; state.D_STORE2 ; state.D_STORE1 ; state.D_CHECK ; state.LOAD2 ; state.LOAD1 ; state.STORE2 ; state.STORE1 ; state.IDLE ;
+----------------+------------+---------------+----------------+----------------+---------------+-------------+-------------+--------------+--------------+------------+
; state.IDLE     ; 0          ; 0             ; 0              ; 0              ; 0             ; 0           ; 0           ; 0            ; 0            ; 0          ;
; state.STORE1   ; 0          ; 0             ; 0              ; 0              ; 0             ; 0           ; 0           ; 0            ; 1            ; 1          ;
; state.STORE2   ; 0          ; 0             ; 0              ; 0              ; 0             ; 0           ; 0           ; 1            ; 0            ; 1          ;
; state.LOAD1    ; 0          ; 0             ; 0              ; 0              ; 0             ; 0           ; 1           ; 0            ; 0            ; 1          ;
; state.LOAD2    ; 0          ; 0             ; 0              ; 0              ; 0             ; 1           ; 0           ; 0            ; 0            ; 1          ;
; state.D_CHECK  ; 0          ; 0             ; 0              ; 0              ; 1             ; 0           ; 0           ; 0            ; 0            ; 1          ;
; state.D_STORE1 ; 0          ; 0             ; 0              ; 1              ; 0             ; 0           ; 0           ; 0            ; 0            ; 1          ;
; state.D_STORE2 ; 0          ; 0             ; 1              ; 0              ; 0             ; 0           ; 0           ; 0            ; 0            ; 1          ;
; state.C_STORE  ; 0          ; 1             ; 0              ; 0              ; 0             ; 0           ; 0           ; 0            ; 0            ; 1          ;
; state.HALT     ; 1          ; 0             ; 0              ; 0              ; 0             ; 0           ; 0           ; 0            ; 0            ; 1          ;
+----------------+------------+---------------+----------------+----------------+---------------+-------------+-------------+--------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                ;
+-----------------------------------------------------------------+-------------------------------------------------------------------+
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][3]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][2]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][0]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][1]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][19] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][20] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][21] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][22] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][23] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][24] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][25] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][26] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][27] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][28] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][29] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][30] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][31] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][4]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][7]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][8]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][9]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][10] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][11] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][12] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][13] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][14] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][15] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][16] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][17] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][18] ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][5]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|datapath:DP|register_file:reg_file|reg_file[0][6]  ; Stuck at GND due to stuck port clock_enable                       ;
; pipeline:CPU|caches:CM|dcache:DCACHE|state~4                    ; Lost fanout                                                       ;
; pipeline:CPU|caches:CM|dcache:DCACHE|state~5                    ; Lost fanout                                                       ;
; pipeline:CPU|caches:CM|dcache:DCACHE|state~6                    ; Lost fanout                                                       ;
; pipeline:CPU|caches:CM|dcache:DCACHE|state~7                    ; Lost fanout                                                       ;
; pipeline:CPU|datapath:DP|id_exe:latch2|idex.memtoreg_exe        ; Merged with pipeline:CPU|datapath:DP|id_exe:latch2|idex.dmemr_exe ;
; Total Number of Removed Registers = 37                          ;                                                                   ;
+-----------------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4171  ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 4075  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4087  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ram:RAM|en[1]                                                                                                                                                                                                                                                                                                                   ; 1       ;
; ram:RAM|en[0]                                                                                                                                                                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|ram:RAM|count[3]                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 145 bits  ; 290 LEs       ; 145 LEs              ; 145 LEs                ; Yes        ; |system|pipeline:CPU|datapath:DP|exe_mem:latch3|exmem.imm_mem[19]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 161 bits  ; 322 LEs       ; 161 LEs              ; 161 LEs                ; Yes        ; |system|pipeline:CPU|datapath:DP|id_exe:latch2|idex.rdat2_exe[16]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|pipeline:CPU|datapath:DP|pc[0]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |system|pipeline:CPU|datapath:DP|pc[15]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|datapath:DP|if_id:latch1|ifid.imemload_id[13]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system|pipeline:CPU|datapath:DP|exe_mem:latch3|exmem.dmemw_mem                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[7][0].data[0][16]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[6][0].data[0][11]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[5][0].data[0][31]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[4][0].data[0][29]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[3][0].data[0][7]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[2][0].data[0][20]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[1][0].data[0][31]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[0][0].data[0][25]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[7][1].data[0][6]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[6][1].data[0][15]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[5][1].data[0][7]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[4][1].data[0][3]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[3][1].data[0][23]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[2][1].data[0][31]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[1][1].data[0][23]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[0][1].data[0][27]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[7][0].data[1][24]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[7][1].data[1][16]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[6][0].data[1][24]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[6][1].data[1][0]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[5][0].data[1][10]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[5][1].data[1][12]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[4][0].data[1][16]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[4][1].data[1][0]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[3][0].data[1][19]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[3][1].data[1][20]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[2][0].data[1][23]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[2][1].data[1][23]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[1][0].data[1][10]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[1][1].data[1][7]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[0][0].data[1][9]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcache[0][1].data[1][28]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|hit_counter[26]                                                                                                                                                                                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |system|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|ram:RAM|ramif.ramload[0]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|Mux31                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|Mux57                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector21                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector21                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector11                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 55 bits   ; 275 LEs       ; 275 LEs              ; 0 LEs                  ; No         ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|Mux42                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|wdat_mem[30]                                                                                                                                                                                                                                                                                                                    ;
; 16:1               ; 27 bits   ; 270 LEs       ; 270 LEs              ; 0 LEs                  ; No         ; |system|pipeline:CPU|caches:CM|icache:ICACHE|Mux14                                                                                                                                                                                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|register_file:reg_file|Mux16                                                                                                                                                                                                                                                                                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |system|pipeline:CPU|datapath:DP|register_file:reg_file|Mux47                                                                                                                                                                                                                                                                                                    ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; No         ; |system|pipeline:CPU|caches:CM|icache:ICACHE|dcif.imemload[5]                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector6                                                                                                                                                                                                                                                                                                     ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux22                                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 7 bits    ; 91 LEs        ; 49 LEs               ; 42 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux8                                                                                                                                                                                                                                                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux27                                                                                                                                                                                                                                                                                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux7                                                                                                                                                                                                                                                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector24                                                                                                                                                                                                                                                                                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|imm_gen:generator|Selector12                                                                                                                                                                                                                                                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux28                                                                                                                                                                                                                                                                                                                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |system|pipeline:CPU|datapath:DP|alu:alu|Mux3                                                                                                                                                                                                                                                                                                                    ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|dcif.dmemload[12]                                                                                                                                                                                                                                                                                                   ;
; 34:1               ; 23 bits   ; 506 LEs       ; 276 LEs              ; 230 LEs                ; No         ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|Selector14                                                                                                                                                                                                                                                                                                          ;
; 35:1               ; 3 bits    ; 69 LEs        ; 36 LEs               ; 33 LEs                 ; No         ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|Selector23                                                                                                                                                                                                                                                                                                          ;
; 66:1               ; 32 bits   ; 1408 LEs      ; 704 LEs              ; 704 LEs                ; No         ; |system|pipeline:CPU|caches:CM|dcache:DCACHE|Selector37                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |system ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; CLKDIV         ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:CPU           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; PC0            ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:CPU|cache_control_if:ccif ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; CPUS           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:CPU|datapath:DP ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; PC_INIT        ; 00000000000000000000000000000000 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline:CPU|memory_control:CC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; CPUS           ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:RAM                ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BAD            ; 10111010110100011011101011010001 ; Unsigned Binary ;
; LAT            ; 2                                ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Signed Integer           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; meminit.hex          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_99f1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; ram:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                             ;
;     -- WIDTH_A                            ; 32                                      ;
;     -- NUMWORDS_A                         ; 16384                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                     ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+
; 0              ; RAM         ; 32    ; 16384 ; Read/Write ; ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 129                         ;
; cycloneiii_ff         ; 4085                        ;
;     CLR               ; 53                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 3944                        ;
;     ENA CLR SLD       ; 44                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 32                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 6140                        ;
;     arith             ; 205                         ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 123                         ;
;     normal            ; 5935                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 767                         ;
;         4 data inputs ; 5062                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 21.30                       ;
; Average LUT depth     ; 8.43                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 86                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 55                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.91                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat May  3 17:30:55 2025
Info: Command: quartus_map --64bit system -c system
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/alu.sv
    Info (12022): Found design unit 1: cpu_types_pkg (SystemVerilog) File: /home/ecegridfs/a/437mg031/ece437/processors/include/cpu_types_pkg.vh Line: 19
    Info (12023): Found entity 1: alu_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/alu_if.vh Line: 13
    Info (12023): Found entity 2: alu File: /home/ecegridfs/a/437mg031/ece437/processors/source/alu.sv Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/caches.sv
    Info (12023): Found entity 1: caches File: /home/ecegridfs/a/437mg031/ece437/processors/source/caches.sv Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv
    Info (12023): Found entity 1: control_unit_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
    Info (12023): Found entity 2: control_unit File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 8
Info (12021): Found 9 design units, including 9 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv
    Info (12023): Found entity 1: datapath_cache_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/datapath_cache_if.vh Line: 13
    Info (12023): Found entity 2: imm_gen_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/imm_gen_if.vh Line: 13
    Info (12023): Found entity 3: register_file_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/register_file_if.vh Line: 13
    Info (12023): Found entity 4: if_id_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/if_id_if.vh Line: 13
    Info (12023): Found entity 5: id_exe_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/id_exe_if.vh Line: 13
    Info (12023): Found entity 6: exe_mem_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/exe_mem_if.vh Line: 13
    Info (12023): Found entity 7: mem_wb_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/mem_wb_if.vh Line: 13
    Info (12023): Found entity 8: caches_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/caches_if.vh Line: 18
    Info (12023): Found entity 9: datapath File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv
    Info (12023): Found entity 1: dcache File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv
    Info (12023): Found entity 1: exe_mem File: /home/ecegridfs/a/437mg031/ece437/processors/source/exe_mem.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/forwarding_unit_if.vh Line: 7
    Info (12023): Found entity 2: forwarding_unit File: /home/ecegridfs/a/437mg031/ece437/processors/source/forwarding_unit.sv Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/hazard_unit_if.vh Line: 10
    Info (12023): Found entity 2: hazard_unit File: /home/ecegridfs/a/437mg031/ece437/processors/source/hazard_unit.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv
    Info (12023): Found entity 1: icache File: /home/ecegridfs/a/437mg031/ece437/processors/source/icache.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/id_exe.sv
    Info (12023): Found entity 1: id_exe File: /home/ecegridfs/a/437mg031/ece437/processors/source/id_exe.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv
    Info (12023): Found entity 1: if_id File: /home/ecegridfs/a/437mg031/ece437/processors/source/if_id.sv Line: 4
Warning (10229): Verilog HDL Expression warning at imm_gen.sv(64): truncated literal to match 19 bits File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 64
Warning (10229): Verilog HDL Expression warning at imm_gen.sv(73): truncated literal to match 19 bits File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv
    Info (12023): Found entity 1: imm_gen File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/mem_wb.sv
    Info (12023): Found entity 1: mem_wb File: /home/ecegridfs/a/437mg031/ece437/processors/source/mem_wb.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv
    Info (12023): Found entity 1: cache_control_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
    Info (12023): Found entity 2: memory_control File: /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv
    Info (12023): Found entity 1: pipeline File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv
    Info (12023): Found entity 1: cpu_ram_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/cpu_ram_if.vh Line: 14
    Info (12023): Found entity 2: ram File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/register_file.sv
    Info (12023): Found entity 1: register_file File: /home/ecegridfs/a/437mg031/ece437/processors/source/register_file.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv
    Info (12023): Found entity 1: system_if File: /home/ecegridfs/a/437mg031/ece437/processors/include/system_if.vh Line: 13
    Info (12023): Found entity 2: system File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 15
Info (12127): Elaborating entity "system" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at system.sv(41): truncated value with size 32 to match size of target (4) File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 41
Info (12128): Elaborating entity "cpu_ram_if" for hierarchy "cpu_ram_if:prif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 46
Warning (12158): Entity "cpu_ram_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 46
Info (12128): Elaborating entity "pipeline" for hierarchy "pipeline:CPU" File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 50
Info (12128): Elaborating entity "datapath_cache_if" for hierarchy "pipeline:CPU|datapath_cache_if:dcif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 19
Warning (12158): Entity "datapath_cache_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 19
Info (12128): Elaborating entity "caches_if" for hierarchy "pipeline:CPU|caches_if:cif0" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 21
Warning (12158): Entity "caches_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 21
Info (12128): Elaborating entity "cache_control_if" for hierarchy "pipeline:CPU|cache_control_if:ccif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 24
Warning (10665): Bidirectional port "cif0.iREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iREN[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dREN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dREN[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dWEN" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dWEN[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.dstore[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.dstore[0][0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.iaddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.iaddr[0][0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[31]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[30]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[29]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[28]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[27]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[26]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[25]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[24]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[23]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[22]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[21]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[20]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[19]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[18]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[17]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[16]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[15]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[14]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[13]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[12]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[11]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[10]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[9]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[8]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[7]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[6]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[5]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[4]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[3]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[2]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[1]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.daddr[0]" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.daddr[0][0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.ccwrite" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.ccwrite[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cif0.cctrans" at cache_control_if.vh(26) has a one-way connection to bidirectional port "cache_control_if.cctrans[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 26
Warning (10665): Bidirectional port "cache_control_if.iwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iwait" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dwait" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.iload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.iload[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.dload[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.dload[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccwait[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccwait" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccinv[0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccinv" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][31]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[31]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][30]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[30]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][29]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[29]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][28]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[28]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][27]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[27]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][26]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[26]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][25]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[25]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][24]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[24]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][23]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[23]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][22]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[22]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][21]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[21]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][20]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[20]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][19]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[19]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][18]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[18]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][17]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[17]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][16]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[16]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][15]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[15]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][14]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[14]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][13]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[13]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][12]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[12]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][11]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[11]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][10]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[10]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][9]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[9]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][8]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[8]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][7]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[7]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][6]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[6]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][5]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[5]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][4]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[4]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][3]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[3]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][2]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[2]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][1]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[1]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Warning (10665): Bidirectional port "cache_control_if.ccsnoopaddr[0][0]" at cache_control_if.vh(25) has a one-way connection to bidirectional port "cif0.ccsnoopaddr[0]" File: /home/ecegridfs/a/437mg031/ece437/processors/include/cache_control_if.vh Line: 25
Info (12128): Elaborating entity "datapath" for hierarchy "pipeline:CPU|datapath:DP" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 27
Warning (10270): Verilog HDL Case Statement warning at datapath.sv(126): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 126
Warning (10034): Output port "dpif.datomic" at datapath.sv(28) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 28
Info (12128): Elaborating entity "imm_gen_if" for hierarchy "pipeline:CPU|datapath:DP|imm_gen_if:igif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 35
Warning (12158): Entity "imm_gen_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 35
Info (12128): Elaborating entity "control_unit_if" for hierarchy "pipeline:CPU|datapath:DP|control_unit_if:cuif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 36
Warning (12158): Entity "control_unit_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 36
Info (12128): Elaborating entity "alu_if" for hierarchy "pipeline:CPU|datapath:DP|alu_if:aluif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 37
Warning (12158): Entity "alu_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 37
Info (12128): Elaborating entity "register_file_if" for hierarchy "pipeline:CPU|datapath:DP|register_file_if:rfif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 38
Warning (12158): Entity "register_file_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 38
Info (12128): Elaborating entity "forwarding_unit_if" for hierarchy "pipeline:CPU|datapath:DP|forwarding_unit_if:fuif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 41
Warning (12158): Entity "forwarding_unit_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 41
Info (12128): Elaborating entity "hazard_unit_if" for hierarchy "pipeline:CPU|datapath:DP|hazard_unit_if:huif" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 42
Warning (12158): Entity "hazard_unit_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 42
Info (12128): Elaborating entity "if_id_if" for hierarchy "pipeline:CPU|datapath:DP|if_id_if:ifid_if" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 45
Warning (12158): Entity "if_id_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 45
Info (12128): Elaborating entity "id_exe_if" for hierarchy "pipeline:CPU|datapath:DP|id_exe_if:idexe_if" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 46
Warning (12158): Entity "id_exe_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 46
Info (12128): Elaborating entity "exe_mem_if" for hierarchy "pipeline:CPU|datapath:DP|exe_mem_if:exemem_if" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 47
Warning (12158): Entity "exe_mem_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 47
Info (12128): Elaborating entity "mem_wb_if" for hierarchy "pipeline:CPU|datapath:DP|mem_wb_if:memwb_if" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 48
Warning (12158): Entity "mem_wb_if" contains only dangling pins File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 48
Info (12128): Elaborating entity "imm_gen" for hierarchy "pipeline:CPU|datapath:DP|imm_gen:generator" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 51
Warning (10230): Verilog HDL assignment warning at imm_gen.sv(73): truncated value with size 40 to match size of target (32) File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 73
Warning (10230): Verilog HDL assignment warning at imm_gen.sv(76): truncated value with size 40 to match size of target (32) File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 76
Warning (10270): Verilog HDL Case Statement warning at imm_gen.sv(24): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/imm_gen.sv Line: 24
Info (12128): Elaborating entity "control_unit" for hierarchy "pipeline:CPU|datapath:DP|control_unit:control" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 52
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(38): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 38
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(60): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 60
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(105): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 105
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(148): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 148
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(30): incomplete case statement has no default case item File: /home/ecegridfs/a/437mg031/ece437/processors/source/control_unit.sv Line: 30
Info (12128): Elaborating entity "alu" for hierarchy "pipeline:CPU|datapath:DP|alu:alu" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 53
Info (12128): Elaborating entity "register_file" for hierarchy "pipeline:CPU|datapath:DP|register_file:reg_file" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 54
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "pipeline:CPU|datapath:DP|forwarding_unit:forward" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 55
Info (12128): Elaborating entity "hazard_unit" for hierarchy "pipeline:CPU|datapath:DP|hazard_unit:hazard" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 56
Info (12128): Elaborating entity "if_id" for hierarchy "pipeline:CPU|datapath:DP|if_id:latch1" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 58
Info (12128): Elaborating entity "id_exe" for hierarchy "pipeline:CPU|datapath:DP|id_exe:latch2" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 59
Info (12128): Elaborating entity "exe_mem" for hierarchy "pipeline:CPU|datapath:DP|exe_mem:latch3" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 60
Info (12128): Elaborating entity "mem_wb" for hierarchy "pipeline:CPU|datapath:DP|mem_wb:latch4" File: /home/ecegridfs/a/437mg031/ece437/processors/source/datapath.sv Line: 61
Info (12128): Elaborating entity "caches" for hierarchy "pipeline:CPU|caches:CM" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 29
Info (12128): Elaborating entity "icache" for hierarchy "pipeline:CPU|caches:CM|icache:ICACHE" File: /home/ecegridfs/a/437mg031/ece437/processors/source/caches.sv Line: 16
Info (12128): Elaborating entity "dcache" for hierarchy "pipeline:CPU|caches:CM|dcache:DCACHE" File: /home/ecegridfs/a/437mg031/ece437/processors/source/caches.sv Line: 18
Warning (10230): Verilog HDL assignment warning at dcache.sv(38): truncated value with size 32 to match size of target (1) File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 38
Warning (10230): Verilog HDL assignment warning at dcache.sv(70): truncated value with size 32 to match size of target (1) File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 70
Warning (10230): Verilog HDL assignment warning at dcache.sv(198): truncated value with size 32 to match size of target (4) File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 198
Warning (10034): Output port "cif.ccwrite" at dcache.sv(10) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 10
Warning (10034): Output port "cif.cctrans" at dcache.sv(10) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/dcache.sv Line: 10
Info (12128): Elaborating entity "memory_control" for hierarchy "pipeline:CPU|memory_control:CC" File: /home/ecegridfs/a/437mg031/ece437/processors/source/pipeline.sv Line: 31
Warning (10034): Output port "ccif.ccwait[0]" at memory_control.sv(18) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv Line: 18
Warning (10034): Output port "ccif.ccinv[0]" at memory_control.sv(18) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv Line: 18
Warning (10034): Output port "ccif.ccsnoopaddr[0]" at memory_control.sv(18) has no driver File: /home/ecegridfs/a/437mg031/ece437/processors/source/memory_control.sv Line: 18
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM" File: /home/ecegridfs/a/437mg031/ece437/processors/source/system.sv Line: 54
Warning (10230): Verilog HDL assignment warning at ram.sv(66): truncated value with size 32 to match size of target (1) File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 66
Warning (10230): Verilog HDL assignment warning at ram.sv(89): truncated value with size 32 to match size of target (4) File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:RAM|altsyncram:altsyncram_component" File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 48
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component" File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 48
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 48
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "meminit.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99f1.tdf
    Info (12023): Found entity 1: altsyncram_99f1 File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_99f1" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated" File: /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fta2.tdf
    Info (12023): Found entity 1: altsyncram_fta2 File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_fta2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_fta2" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf Line: 37
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (257) in the Memory Initialization File "/home/ecegridfs/a/437mg031/ece437/processors/._system/meminit.hex" -- setting initial value for remaining addresses to 0 File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_fta2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_c8a:rden_decode_a" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_fta2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/mux_gob.tdf Line: 23
Info (12128): Elaborating entity "mux_gob" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|mux_gob:mux6" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_fta2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf Line: 38
Info (12133): Instantiated megafunction "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/altsyncram_99f1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.05.03.17:31:06 Progress: Loading sld6c6326ae/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/ecegridfs/a/437mg031/ece437/processors/._system/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.zero" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[9]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[8]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[7]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[6]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[5]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[4]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[3]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[31]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[30]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[2]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[29]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[28]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[27]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[26]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[25]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[24]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[23]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[22]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[21]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[20]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[1]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[19]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[18]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[17]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[16]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[15]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[14]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[13]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[12]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[11]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[10]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Warning (12161): Node "pipeline:CPU|datapath:DP|control_unit_if:cuif|control_unit_if.presult[0]" is stuck at GND because node is in wire loop and does not have a source File: /home/ecegridfs/a/437mg031/ece437/processors/include/control_unit_if.vh Line: 13
Info (13000): Registers with preset signals will power-up high File: /home/ecegridfs/a/437mg031/ece437/processors/source/ram.sv Line: 78
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /package/eda/intelFPGA/quartus21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9972 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 34 output pins
    Info (21061): Implemented 9801 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings
    Info: Peak virtual memory: 635 megabytes
    Info: Processing ended: Sat May  3 17:31:26 2025
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:56


