\t (00:00:07) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:07)     Journal start - Sat Jun 06 01:34:55 2020
\t (00:00:07)         Host=DESKTOP-U6TBUH8 User=user Pid=13544 CPUs=4
\t (00:00:07) 
\t (00:00:11) Opening existing design...
\d (00:00:11) Database opened: C:/Users/user/Documents/GitHub/TrackitPCB/footprints/test_point/test_point1.dra
\i (00:00:12) trapsize 59
\i (00:00:12) trapsize 57
\i (00:00:12) trapsize 60
\i (00:00:13) trapsize 46
\i (00:00:13) trapsize 87
\i (00:00:13) generaledit 
\i (00:00:14) trapsize 67
\i (00:00:17) open 
\i (00:00:35) fillin "C:\Users\user\Documents\GitHub\TrackitPCB\New PCB 2\trackitboard2.brd"
\i (00:00:35) cd "C:\Users\user\Documents\GitHub\TrackitPCB\New PCB 2"
\t (00:00:35) Opening existing design...
\i (00:00:36) trapsize 1877
\i (00:00:36) trapsize 1834
\i (00:00:36) trapsize 1877
\i (00:00:36) trapsize 1877
\t (00:00:37)     Journal end - Sat Jun 06 01:35:25 2020
