$date
  Thu Oct 09 16:09:00 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder_74138 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ g1 $end
$var reg 1 % g2a $end
$var reg 1 & g2b $end
$var reg 8 ' y[7:0] $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
1&
bUUUUUUUU '
#10000000
1$
0%
0&
#20000000
1#
#30000000
1"
0#
#40000000
1#
#50000000
1!
0"
0#
#60000000
1#
#70000000
1"
0#
#80000000
1#
#90000000
0!
0"
0#
0$
1%
1&
#100000000
1#
#110000000
1"
0#
#120000000
1#
#130000000
1!
0"
0#
#140000000
1#
#150000000
1"
0#
#160000000
1#
#170000000
