// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;

const unsigned long __FLASH_SIZE = 0x00008000;

// Working space registers
rx unsigned short R0  absolute 0x0070;
rx unsigned short R1  absolute 0x0071;
rx unsigned short R2  absolute 0x0072;
rx unsigned short R3  absolute 0x0073;
rx unsigned short R4  absolute 0x0074;
rx unsigned short R5  absolute 0x0075;
rx unsigned short R6  absolute 0x0076;
rx unsigned short R7  absolute 0x0077;
rx unsigned short R8  absolute 0x0078;
rx unsigned short R9  absolute 0x0079;
rx unsigned short R10 absolute 0x007A;
rx unsigned short R11 absolute 0x007B;
rx unsigned short R12 absolute 0x007C;
rx unsigned short R13 absolute 0x007D;
rx unsigned short R14 absolute 0x007E;
rx unsigned short R15 absolute 0x007F;

const register unsigned short int W = 0;
const register unsigned short int F = 1;

// Special function registers (SFRs)

const signed int   PORT_TO_TRIS_OFFSET    =     5;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

sfr unsigned short volatile INDF0            absolute 0x000;
sfr unsigned short volatile INDF1            absolute 0x001;
sfr unsigned short volatile PCL              absolute 0x002;
sfr unsigned short volatile STATUS           absolute 0x003;
    const register unsigned short int CARRY = 0;
    const register unsigned short int C = 0;
    sbit  CARRY_bit at STATUS.B0;
    sbit  C_bit at STATUS.B0;
    const register unsigned short int DC = 1;
    sbit  DC_bit at STATUS.B1;
    const register unsigned short int ZERO = 2;
    const register unsigned short int Z = 2;
    sbit  ZERO_bit at STATUS.B2;
    sbit  Z_bit at STATUS.B2;
    const register unsigned short int nPD = 3;
    sbit  nPD_bit at STATUS.B3;
    const register unsigned short int nTO = 4;
    sbit  nTO_bit at STATUS.B4;

sfr unsigned int            FSR0             absolute 0x004;
sfr unsigned short          FSR0L            absolute 0x004;
register unsigned short     *FSR0PTR         absolute 0x004;
sfr unsigned short          FSR0H            absolute 0x005;
sfr unsigned int            FSR1             absolute 0x006;
sfr unsigned short          FSR1L            absolute 0x006;
register unsigned short     *FSR1PTR         absolute 0x006;
sfr unsigned short          FSR1H            absolute 0x007;
sfr unsigned short          BSR              absolute 0x008;
    const register unsigned short int BSR0 = 0;
    sbit  BSR0_bit at BSR.B0;
    const register unsigned short int BSR1 = 1;
    sbit  BSR1_bit at BSR.B1;
    const register unsigned short int BSR2 = 2;
    sbit  BSR2_bit at BSR.B2;
    const register unsigned short int BSR3 = 3;
    sbit  BSR3_bit at BSR.B3;
    const register unsigned short int BSR4 = 4;
    sbit  BSR4_bit at BSR.B4;
    const register unsigned short int BSR5 = 5;
    sbit  BSR5_bit at BSR.B5;

sfr unsigned short volatile WREG             absolute 0x009;
sfr unsigned short volatile PCLATH           absolute 0x00A;
sfr unsigned short volatile INTCON           absolute 0x00B;
    const register unsigned short int INTEDG = 0;
    sbit  INTEDG_bit at INTCON.B0;
    const register unsigned short int PEIE = 6;
    sbit  PEIE_bit at INTCON.B6;
    const register unsigned short int GIE = 7;
    sbit  GIE_bit at INTCON.B7;

sfr unsigned short volatile PORTA            absolute 0x00C;
    const register unsigned short int RA0 = 0;
    sbit  RA0_bit at PORTA.B0;
    const register unsigned short int RA1 = 1;
    sbit  RA1_bit at PORTA.B1;
    const register unsigned short int RA2 = 2;
    sbit  RA2_bit at PORTA.B2;
    const register unsigned short int RA3 = 3;
    sbit  RA3_bit at PORTA.B3;
    const register unsigned short int RA4 = 4;
    sbit  RA4_bit at PORTA.B4;
    const register unsigned short int RA5 = 5;
    sbit  RA5_bit at PORTA.B5;
    const register unsigned short int RA6 = 6;
    sbit  RA6_bit at PORTA.B6;
    const register unsigned short int RA7 = 7;
    sbit  RA7_bit at PORTA.B7;

sfr unsigned short volatile PORTB            absolute 0x00D;
    const register unsigned short int RB0 = 0;
    sbit  RB0_bit at PORTB.B0;
    const register unsigned short int RB1 = 1;
    sbit  RB1_bit at PORTB.B1;
    const register unsigned short int RB2 = 2;
    sbit  RB2_bit at PORTB.B2;
    const register unsigned short int RB3 = 3;
    sbit  RB3_bit at PORTB.B3;
    const register unsigned short int RB4 = 4;
    sbit  RB4_bit at PORTB.B4;
    const register unsigned short int RB5 = 5;
    sbit  RB5_bit at PORTB.B5;
    const register unsigned short int RB6 = 6;
    sbit  RB6_bit at PORTB.B6;
    const register unsigned short int RB7 = 7;
    sbit  RB7_bit at PORTB.B7;

sfr unsigned short volatile PORTC            absolute 0x00E;
    const register unsigned short int RC0 = 0;
    sbit  RC0_bit at PORTC.B0;
    const register unsigned short int RC1 = 1;
    sbit  RC1_bit at PORTC.B1;
    const register unsigned short int RC2 = 2;
    sbit  RC2_bit at PORTC.B2;
    const register unsigned short int RC3 = 3;
    sbit  RC3_bit at PORTC.B3;
    const register unsigned short int RC4 = 4;
    sbit  RC4_bit at PORTC.B4;
    const register unsigned short int RC5 = 5;
    sbit  RC5_bit at PORTC.B5;
    const register unsigned short int RC6 = 6;
    sbit  RC6_bit at PORTC.B6;
    const register unsigned short int RC7 = 7;
    sbit  RC7_bit at PORTC.B7;

sfr unsigned short volatile PORTE            absolute 0x010;
    const register unsigned short int RE3 = 3;
    sbit  RE3_bit at PORTE.B3;

sfr unsigned short volatile TRISA            absolute 0x011;
    const register unsigned short int TRISA0 = 0;
    sbit  TRISA0_bit at TRISA.B0;
    const register unsigned short int TRISA1 = 1;
    sbit  TRISA1_bit at TRISA.B1;
    const register unsigned short int TRISA2 = 2;
    sbit  TRISA2_bit at TRISA.B2;
    const register unsigned short int TRISA3 = 3;
    sbit  TRISA3_bit at TRISA.B3;
    const register unsigned short int TRISA4 = 4;
    sbit  TRISA4_bit at TRISA.B4;
    const register unsigned short int TRISA5 = 5;
    sbit  TRISA5_bit at TRISA.B5;
    const register unsigned short int TRISA6 = 6;
    sbit  TRISA6_bit at TRISA.B6;
    const register unsigned short int TRISA7 = 7;
    sbit  TRISA7_bit at TRISA.B7;

sfr unsigned short volatile TRISB            absolute 0x012;
    const register unsigned short int TRISB0 = 0;
    sbit  TRISB0_bit at TRISB.B0;
    const register unsigned short int TRISB1 = 1;
    sbit  TRISB1_bit at TRISB.B1;
    const register unsigned short int TRISB2 = 2;
    sbit  TRISB2_bit at TRISB.B2;
    const register unsigned short int TRISB3 = 3;
    sbit  TRISB3_bit at TRISB.B3;
    const register unsigned short int TRISB4 = 4;
    sbit  TRISB4_bit at TRISB.B4;
    const register unsigned short int TRISB5 = 5;
    sbit  TRISB5_bit at TRISB.B5;
    const register unsigned short int TRISB6 = 6;
    sbit  TRISB6_bit at TRISB.B6;
    const register unsigned short int TRISB7 = 7;
    sbit  TRISB7_bit at TRISB.B7;

sfr unsigned short volatile TRISC            absolute 0x013;
    const register unsigned short int TRISC0 = 0;
    sbit  TRISC0_bit at TRISC.B0;
    const register unsigned short int TRISC1 = 1;
    sbit  TRISC1_bit at TRISC.B1;
    const register unsigned short int TRISC2 = 2;
    sbit  TRISC2_bit at TRISC.B2;
    const register unsigned short int TRISC3 = 3;
    sbit  TRISC3_bit at TRISC.B3;
    const register unsigned short int TRISC4 = 4;
    sbit  TRISC4_bit at TRISC.B4;
    const register unsigned short int TRISC5 = 5;
    sbit  TRISC5_bit at TRISC.B5;
    const register unsigned short int TRISC6 = 6;
    sbit  TRISC6_bit at TRISC.B6;
    const register unsigned short int TRISC7 = 7;
    sbit  TRISC7_bit at TRISC.B7;

sfr unsigned short volatile LATA             absolute 0x016;
    const register unsigned short int LATA0 = 0;
    sbit  LATA0_bit at LATA.B0;
    const register unsigned short int LATA1 = 1;
    sbit  LATA1_bit at LATA.B1;
    const register unsigned short int LATA2 = 2;
    sbit  LATA2_bit at LATA.B2;
    const register unsigned short int LATA3 = 3;
    sbit  LATA3_bit at LATA.B3;
    const register unsigned short int LATA4 = 4;
    sbit  LATA4_bit at LATA.B4;
    const register unsigned short int LATA5 = 5;
    sbit  LATA5_bit at LATA.B5;
    const register unsigned short int LATA6 = 6;
    sbit  LATA6_bit at LATA.B6;
    const register unsigned short int LATA7 = 7;
    sbit  LATA7_bit at LATA.B7;

sfr unsigned short volatile LATB             absolute 0x017;
    const register unsigned short int LATB0 = 0;
    sbit  LATB0_bit at LATB.B0;
    const register unsigned short int LATB1 = 1;
    sbit  LATB1_bit at LATB.B1;
    const register unsigned short int LATB2 = 2;
    sbit  LATB2_bit at LATB.B2;
    const register unsigned short int LATB3 = 3;
    sbit  LATB3_bit at LATB.B3;
    const register unsigned short int LATB4 = 4;
    sbit  LATB4_bit at LATB.B4;
    const register unsigned short int LATB5 = 5;
    sbit  LATB5_bit at LATB.B5;
    const register unsigned short int LATB6 = 6;
    sbit  LATB6_bit at LATB.B6;
    const register unsigned short int LATB7 = 7;
    sbit  LATB7_bit at LATB.B7;

sfr unsigned short volatile LATC             absolute 0x018;
    const register unsigned short int LATC0 = 0;
    sbit  LATC0_bit at LATC.B0;
    const register unsigned short int LATC1 = 1;
    sbit  LATC1_bit at LATC.B1;
    const register unsigned short int LATC2 = 2;
    sbit  LATC2_bit at LATC.B2;
    const register unsigned short int LATC3 = 3;
    sbit  LATC3_bit at LATC.B3;
    const register unsigned short int LATC4 = 4;
    sbit  LATC4_bit at LATC.B4;
    const register unsigned short int LATC5 = 5;
    sbit  LATC5_bit at LATC.B5;
    const register unsigned short int LATC6 = 6;
    sbit  LATC6_bit at LATC.B6;
    const register unsigned short int LATC7 = 7;
    sbit  LATC7_bit at LATC.B7;

sfr unsigned short volatile TMR0L            absolute 0x01C;
    const register unsigned short int TMR0L0 = 0;
    sbit  TMR0L0_bit at TMR0L.B0;
    const register unsigned short int TMR0L1 = 1;
    sbit  TMR0L1_bit at TMR0L.B1;
    const register unsigned short int TMR0L2 = 2;
    sbit  TMR0L2_bit at TMR0L.B2;
    const register unsigned short int TMR0L3 = 3;
    sbit  TMR0L3_bit at TMR0L.B3;
    const register unsigned short int TMR0L4 = 4;
    sbit  TMR0L4_bit at TMR0L.B4;
    const register unsigned short int TMR0L5 = 5;
    sbit  TMR0L5_bit at TMR0L.B5;
    const register unsigned short int TMR0L6 = 6;
    sbit  TMR0L6_bit at TMR0L.B6;
    const register unsigned short int TMR0L7 = 7;
    sbit  TMR0L7_bit at TMR0L.B7;

sfr unsigned short volatile TMR0             absolute 0x01C;
sfr unsigned short volatile TMR0H            absolute 0x01D;
    const register unsigned short int T0PR0 = 0;
    sbit  T0PR0_bit at TMR0H.B0;
    const register unsigned short int T0PR1 = 1;
    sbit  T0PR1_bit at TMR0H.B1;
    const register unsigned short int T0PR2 = 2;
    sbit  T0PR2_bit at TMR0H.B2;
    const register unsigned short int T0PR3 = 3;
    sbit  T0PR3_bit at TMR0H.B3;
    const register unsigned short int T0PR4 = 4;
    sbit  T0PR4_bit at TMR0H.B4;
    const register unsigned short int T0PR5 = 5;
    sbit  T0PR5_bit at TMR0H.B5;
    const register unsigned short int T0PR6 = 6;
    sbit  T0PR6_bit at TMR0H.B6;
    const register unsigned short int T0PR7 = 7;
    sbit  T0PR7_bit at TMR0H.B7;
    const register unsigned short int TMR0H0 = 0;
    sbit  TMR0H0_bit at TMR0H.B0;
    const register unsigned short int TMR0H1 = 1;
    sbit  TMR0H1_bit at TMR0H.B1;
    const register unsigned short int TMR0H2 = 2;
    sbit  TMR0H2_bit at TMR0H.B2;
    const register unsigned short int TMR0H3 = 3;
    sbit  TMR0H3_bit at TMR0H.B3;
    const register unsigned short int TMR0H4 = 4;
    sbit  TMR0H4_bit at TMR0H.B4;
    const register unsigned short int TMR0H5 = 5;
    sbit  TMR0H5_bit at TMR0H.B5;
    const register unsigned short int TMR0H6 = 6;
    sbit  TMR0H6_bit at TMR0H.B6;
    const register unsigned short int TMR0H7 = 7;
    sbit  TMR0H7_bit at TMR0H.B7;

sfr unsigned short volatile PR0              absolute 0x01D;
sfr unsigned short volatile T0CON0           absolute 0x01E;
    const register unsigned short int T0OUTPS0 = 0;
    sbit  T0OUTPS0_bit at T0CON0.B0;
    const register unsigned short int T0OUTPS1 = 1;
    sbit  T0OUTPS1_bit at T0CON0.B1;
    const register unsigned short int T0OUTPS2 = 2;
    sbit  T0OUTPS2_bit at T0CON0.B2;
    const register unsigned short int T0OUTPS3 = 3;
    sbit  T0OUTPS3_bit at T0CON0.B3;
    const register unsigned short int T016BIT = 4;
    sbit  T016BIT_bit at T0CON0.B4;
    const register unsigned short int T0OUT = 5;
    sbit  T0OUT_bit at T0CON0.B5;
    const register unsigned short int T0EN = 7;
    sbit  T0EN_bit at T0CON0.B7;

sfr unsigned short volatile T0CON1           absolute 0x01F;
    const register unsigned short int T0CKPS0 = 0;
    sbit  T0CKPS0_bit at T0CON1.B0;
    const register unsigned short int T0CKPS1 = 1;
    sbit  T0CKPS1_bit at T0CON1.B1;
    const register unsigned short int T0CKPS2 = 2;
    sbit  T0CKPS2_bit at T0CON1.B2;
    const register unsigned short int T0CKPS3 = 3;
    sbit  T0CKPS3_bit at T0CON1.B3;
    const register unsigned short int T0ASYNC = 4;
    sbit  T0ASYNC_bit at T0CON1.B4;
    const register unsigned short int T0CS0 = 5;
    sbit  T0CS0_bit at T0CON1.B5;
    const register unsigned short int T0CS1 = 6;
    sbit  T0CS1_bit at T0CON1.B6;
    const register unsigned short int T0CS2 = 7;
    sbit  T0CS2_bit at T0CON1.B7;
    const register unsigned short int T0PS0 = 0;
    sbit  T0PS0_bit at T0CON1.B0;
    const register unsigned short int T0PS1 = 1;
    sbit  T0PS1_bit at T0CON1.B1;
    const register unsigned short int T0PS2 = 2;
    sbit  T0PS2_bit at T0CON1.B2;
    const register unsigned short int T0PS3 = 3;
    sbit  T0PS3_bit at T0CON1.B3;

sfr unsigned int   volatile ADRES            absolute 0x08C;
sfr unsigned short volatile ADRESL           absolute 0x08C;
sfr unsigned short volatile ADRESH           absolute 0x08D;
sfr unsigned int   volatile ADPREV           absolute 0x08E;
sfr unsigned short volatile ADPREVL          absolute 0x08E;
    const register unsigned short int ADPREV0 = 0;
    sbit  ADPREV0_bit at ADPREVL.B0;
    const register unsigned short int ADPREV1 = 1;
    sbit  ADPREV1_bit at ADPREVL.B1;
    const register unsigned short int ADPREV2 = 2;
    sbit  ADPREV2_bit at ADPREVL.B2;
    const register unsigned short int ADPREV3 = 3;
    sbit  ADPREV3_bit at ADPREVL.B3;
    const register unsigned short int ADPREV4 = 4;
    sbit  ADPREV4_bit at ADPREVL.B4;
    const register unsigned short int ADPREV5 = 5;
    sbit  ADPREV5_bit at ADPREVL.B5;
    const register unsigned short int ADPREV6 = 6;
    sbit  ADPREV6_bit at ADPREVL.B6;
    const register unsigned short int ADPREV7 = 7;
    sbit  ADPREV7_bit at ADPREVL.B7;

sfr unsigned short volatile ADPREVH          absolute 0x08F;
    const register unsigned short int ADPREV8 = 0;
    sbit  ADPREV8_bit at ADPREVH.B0;
    const register unsigned short int ADPREV9 = 1;
    sbit  ADPREV9_bit at ADPREVH.B1;
    const register unsigned short int ADPREV10 = 2;
    sbit  ADPREV10_bit at ADPREVH.B2;
    const register unsigned short int ADPREV11 = 3;
    sbit  ADPREV11_bit at ADPREVH.B3;
    const register unsigned short int ADPREV12 = 4;
    sbit  ADPREV12_bit at ADPREVH.B4;
    const register unsigned short int ADPREV13 = 5;
    sbit  ADPREV13_bit at ADPREVH.B5;
    const register unsigned short int ADPREV14 = 6;
    sbit  ADPREV14_bit at ADPREVH.B6;
    const register unsigned short int ADPREV15 = 7;
    sbit  ADPREV15_bit at ADPREVH.B7;

sfr unsigned int   volatile ADACC            absolute 0x090;
sfr unsigned short volatile ADACCL           absolute 0x090;
    const register unsigned short int ADACC0 = 0;
    sbit  ADACC0_bit at ADACCL.B0;
    const register unsigned short int ADACC1 = 1;
    sbit  ADACC1_bit at ADACCL.B1;
    const register unsigned short int ADACC2 = 2;
    sbit  ADACC2_bit at ADACCL.B2;
    const register unsigned short int ADACC3 = 3;
    sbit  ADACC3_bit at ADACCL.B3;
    const register unsigned short int ADACC4 = 4;
    sbit  ADACC4_bit at ADACCL.B4;
    const register unsigned short int ADACC5 = 5;
    sbit  ADACC5_bit at ADACCL.B5;
    const register unsigned short int ADACC6 = 6;
    sbit  ADACC6_bit at ADACCL.B6;
    const register unsigned short int ADACC7 = 7;
    sbit  ADACC7_bit at ADACCL.B7;

sfr unsigned short volatile ADACCH           absolute 0x091;
    const register unsigned short int ADACC8 = 0;
    sbit  ADACC8_bit at ADACCH.B0;
    const register unsigned short int ADACC9 = 1;
    sbit  ADACC9_bit at ADACCH.B1;
    const register unsigned short int ADACC10 = 2;
    sbit  ADACC10_bit at ADACCH.B2;
    const register unsigned short int ADACC11 = 3;
    sbit  ADACC11_bit at ADACCH.B3;
    const register unsigned short int ADACC12 = 4;
    sbit  ADACC12_bit at ADACCH.B4;
    const register unsigned short int ADACC13 = 5;
    sbit  ADACC13_bit at ADACCH.B5;
    const register unsigned short int ADACC14 = 6;
    sbit  ADACC14_bit at ADACCH.B6;
    const register unsigned short int ADACC15 = 7;
    sbit  ADACC15_bit at ADACCH.B7;

sfr unsigned short volatile ADCON0           absolute 0x093;
    const register unsigned short int ADGO = 0;
    sbit  ADGO_bit at ADCON0.B0;
    const register unsigned short int ADFM0 = 2;
    sbit  ADFM0_bit at ADCON0.B2;
    const register unsigned short int ADCS = 4;
    sbit  ADCS_bit at ADCON0.B4;
    const register unsigned short int ADCONT = 6;
    sbit  ADCONT_bit at ADCON0.B6;
    const register unsigned short int ADON = 7;
    sbit  ADON_bit at ADCON0.B7;
    const register unsigned short int ADFRM0 = 2;
    sbit  ADFRM0_bit at ADCON0.B2;
    const register unsigned short int DONE = 0;
    sbit  DONE_bit at ADCON0.B0;
    const register unsigned short int GO_nDONE = 0;
    sbit  GO_nDONE_bit at ADCON0.B0;
    const register unsigned short int nDONE = 0;
    sbit  nDONE_bit at ADCON0.B0;
    const register unsigned short int GO_NOT_DONE = 1;
    sbit  GO_NOT_DONE_bit at ADCON0.B1;

sfr unsigned short volatile ADCON1           absolute 0x094;
    const register unsigned short int ADDSEN = 0;
    sbit  ADDSEN_bit at ADCON1.B0;
    const register unsigned short int ADGPOL = 5;
    sbit  ADGPOL_bit at ADCON1.B5;
    const register unsigned short int ADIPEN = 6;
    sbit  ADIPEN_bit at ADCON1.B6;
    const register unsigned short int ADPPOL = 7;
    sbit  ADPPOL_bit at ADCON1.B7;

sfr unsigned short volatile ADCON2           absolute 0x095;
    const register unsigned short int ADMD0 = 0;
    sbit  ADMD0_bit at ADCON2.B0;
    const register unsigned short int ADMD1 = 1;
    sbit  ADMD1_bit at ADCON2.B1;
    const register unsigned short int ADMD2 = 2;
    sbit  ADMD2_bit at ADCON2.B2;
    const register unsigned short int ADACLR = 3;
    sbit  ADACLR_bit at ADCON2.B3;
    const register unsigned short int ADCRS0 = 4;
    sbit  ADCRS0_bit at ADCON2.B4;
    const register unsigned short int ADCRS1 = 5;
    sbit  ADCRS1_bit at ADCON2.B5;
    const register unsigned short int ADCRS2 = 6;
    sbit  ADCRS2_bit at ADCON2.B6;
    const register unsigned short int ADPSIS = 7;
    sbit  ADPSIS_bit at ADCON2.B7;

sfr unsigned short volatile ADCON3           absolute 0x096;
    const register unsigned short int ADTMD0 = 0;
    sbit  ADTMD0_bit at ADCON3.B0;
    const register unsigned short int ADTMD1 = 1;
    sbit  ADTMD1_bit at ADCON3.B1;
    const register unsigned short int ADTMD2 = 2;
    sbit  ADTMD2_bit at ADCON3.B2;
    const register unsigned short int ADSOI = 3;
    sbit  ADSOI_bit at ADCON3.B3;
    const register unsigned short int ADCALC0 = 4;
    sbit  ADCALC0_bit at ADCON3.B4;
    const register unsigned short int ADCALC1 = 5;
    sbit  ADCALC1_bit at ADCON3.B5;
    const register unsigned short int ADCALC2 = 6;
    sbit  ADCALC2_bit at ADCON3.B6;

sfr unsigned short volatile ADSTAT           absolute 0x097;
    const register unsigned short int ADSTAT0 = 0;
    sbit  ADSTAT0_bit at ADSTAT.B0;
    const register unsigned short int ADSTAT1 = 1;
    sbit  ADSTAT1_bit at ADSTAT.B1;
    const register unsigned short int ADSTAT2 = 2;
    sbit  ADSTAT2_bit at ADSTAT.B2;
    const register unsigned short int ADMACT = 3;
    sbit  ADMACT_bit at ADSTAT.B3;
    const register unsigned short int ADMATH = 4;
    sbit  ADMATH_bit at ADSTAT.B4;
    const register unsigned short int ADLTHR = 5;
    sbit  ADLTHR_bit at ADSTAT.B5;
    const register unsigned short int ADUTHR = 6;
    sbit  ADUTHR_bit at ADSTAT.B6;
    const register unsigned short int ADAOV = 7;
    sbit  ADAOV_bit at ADSTAT.B7;

sfr unsigned short volatile ADCLK            absolute 0x098;
    const register unsigned short int ADCCS0 = 0;
    sbit  ADCCS0_bit at ADCLK.B0;
    const register unsigned short int ADCCS1 = 1;
    sbit  ADCCS1_bit at ADCLK.B1;
    const register unsigned short int ADCCS2 = 2;
    sbit  ADCCS2_bit at ADCLK.B2;
    const register unsigned short int ADCCS3 = 3;
    sbit  ADCCS3_bit at ADCLK.B3;
    const register unsigned short int ADCCS4 = 4;
    sbit  ADCCS4_bit at ADCLK.B4;
    const register unsigned short int ADCCS5 = 5;
    sbit  ADCCS5_bit at ADCLK.B5;

sfr unsigned short volatile ADACT            absolute 0x099;
    const register unsigned short int ADACT0 = 0;
    sbit  ADACT0_bit at ADACT.B0;
    const register unsigned short int ADACT1 = 1;
    sbit  ADACT1_bit at ADACT.B1;
    const register unsigned short int ADACT2 = 2;
    sbit  ADACT2_bit at ADACT.B2;
    const register unsigned short int ADACT3 = 3;
    sbit  ADACT3_bit at ADACT.B3;
    const register unsigned short int ADACT4 = 4;
    sbit  ADACT4_bit at ADACT.B4;

sfr unsigned short volatile ADREF            absolute 0x09A;
    const register unsigned short int ADPREF0 = 0;
    sbit  ADPREF0_bit at ADREF.B0;
    const register unsigned short int ADPREF1 = 1;
    sbit  ADPREF1_bit at ADREF.B1;
    const register unsigned short int ADNREF = 4;
    sbit  ADNREF_bit at ADREF.B4;

sfr unsigned short volatile ADCAP            absolute 0x09B;
    const register unsigned short int ADCAP0 = 0;
    sbit  ADCAP0_bit at ADCAP.B0;
    const register unsigned short int ADCAP1 = 1;
    sbit  ADCAP1_bit at ADCAP.B1;
    const register unsigned short int ADCAP2 = 2;
    sbit  ADCAP2_bit at ADCAP.B2;
    const register unsigned short int ADCAP3 = 3;
    sbit  ADCAP3_bit at ADCAP.B3;
    const register unsigned short int ADCAP4 = 4;
    sbit  ADCAP4_bit at ADCAP.B4;

sfr unsigned short volatile ADPRE            absolute 0x09C;
    const register unsigned short int ADPRE0 = 0;
    sbit  ADPRE0_bit at ADPRE.B0;
    const register unsigned short int ADPRE1 = 1;
    sbit  ADPRE1_bit at ADPRE.B1;
    const register unsigned short int ADPRE2 = 2;
    sbit  ADPRE2_bit at ADPRE.B2;
    const register unsigned short int ADPRE3 = 3;
    sbit  ADPRE3_bit at ADPRE.B3;
    const register unsigned short int ADPRE4 = 4;
    sbit  ADPRE4_bit at ADPRE.B4;
    const register unsigned short int ADPRE5 = 5;
    sbit  ADPRE5_bit at ADPRE.B5;
    const register unsigned short int ADPRE6 = 6;
    sbit  ADPRE6_bit at ADPRE.B6;
    const register unsigned short int ADPRE7 = 7;
    sbit  ADPRE7_bit at ADPRE.B7;

sfr unsigned short volatile ADACQ            absolute 0x09D;
    const register unsigned short int ADACQ0 = 0;
    sbit  ADACQ0_bit at ADACQ.B0;
    const register unsigned short int ADACQ1 = 1;
    sbit  ADACQ1_bit at ADACQ.B1;
    const register unsigned short int ADACQ2 = 2;
    sbit  ADACQ2_bit at ADACQ.B2;
    const register unsigned short int ADACQ3 = 3;
    sbit  ADACQ3_bit at ADACQ.B3;
    const register unsigned short int ADACQ4 = 4;
    sbit  ADACQ4_bit at ADACQ.B4;
    const register unsigned short int ADACQ5 = 5;
    sbit  ADACQ5_bit at ADACQ.B5;
    const register unsigned short int ADACQ6 = 6;
    sbit  ADACQ6_bit at ADACQ.B6;
    const register unsigned short int ADACQ7 = 7;
    sbit  ADACQ7_bit at ADACQ.B7;

sfr unsigned short volatile ADPCH            absolute 0x09E;
    const register unsigned short int ADPCH0 = 0;
    sbit  ADPCH0_bit at ADPCH.B0;
    const register unsigned short int ADPCH1 = 1;
    sbit  ADPCH1_bit at ADPCH.B1;
    const register unsigned short int ADPCH2 = 2;
    sbit  ADPCH2_bit at ADPCH.B2;
    const register unsigned short int ADPCH3 = 3;
    sbit  ADPCH3_bit at ADPCH.B3;
    const register unsigned short int ADPCH4 = 4;
    sbit  ADPCH4_bit at ADPCH.B4;
    const register unsigned short int ADPCH5 = 5;
    sbit  ADPCH5_bit at ADPCH.B5;

sfr unsigned short volatile ADCNT            absolute 0x10C;
    const register unsigned short int ADCNT0 = 0;
    sbit  ADCNT0_bit at ADCNT.B0;
    const register unsigned short int ADCNT1 = 1;
    sbit  ADCNT1_bit at ADCNT.B1;
    const register unsigned short int ADCNT2 = 2;
    sbit  ADCNT2_bit at ADCNT.B2;
    const register unsigned short int ADCNT3 = 3;
    sbit  ADCNT3_bit at ADCNT.B3;
    const register unsigned short int ADCNT4 = 4;
    sbit  ADCNT4_bit at ADCNT.B4;
    const register unsigned short int ADCNT5 = 5;
    sbit  ADCNT5_bit at ADCNT.B5;
    const register unsigned short int ADCNT6 = 6;
    sbit  ADCNT6_bit at ADCNT.B6;
    const register unsigned short int ADCNT7 = 7;
    sbit  ADCNT7_bit at ADCNT.B7;

sfr unsigned short volatile ADRPT            absolute 0x10D;
    const register unsigned short int ADRPT0 = 0;
    sbit  ADRPT0_bit at ADRPT.B0;
    const register unsigned short int ADRPT1 = 1;
    sbit  ADRPT1_bit at ADRPT.B1;
    const register unsigned short int ADRPT2 = 2;
    sbit  ADRPT2_bit at ADRPT.B2;
    const register unsigned short int ADRPT3 = 3;
    sbit  ADRPT3_bit at ADRPT.B3;
    const register unsigned short int ADRPT4 = 4;
    sbit  ADRPT4_bit at ADRPT.B4;
    const register unsigned short int ADRPT5 = 5;
    sbit  ADRPT5_bit at ADRPT.B5;
    const register unsigned short int ADRPT6 = 6;
    sbit  ADRPT6_bit at ADRPT.B6;
    const register unsigned short int ADRPT7 = 7;
    sbit  ADRPT7_bit at ADRPT.B7;

sfr unsigned int   volatile ADLTH            absolute 0x10E;
sfr unsigned short volatile ADLTHL           absolute 0x10E;
    const register unsigned short int ADLTH0 = 0;
    sbit  ADLTH0_bit at ADLTHL.B0;
    const register unsigned short int ADLTH1 = 1;
    sbit  ADLTH1_bit at ADLTHL.B1;
    const register unsigned short int ADLTH2 = 2;
    sbit  ADLTH2_bit at ADLTHL.B2;
    const register unsigned short int ADLTH3 = 3;
    sbit  ADLTH3_bit at ADLTHL.B3;
    const register unsigned short int ADLTH4 = 4;
    sbit  ADLTH4_bit at ADLTHL.B4;
    const register unsigned short int ADLTH5 = 5;
    sbit  ADLTH5_bit at ADLTHL.B5;
    const register unsigned short int ADLTH6 = 6;
    sbit  ADLTH6_bit at ADLTHL.B6;
    const register unsigned short int ADLTH7 = 7;
    sbit  ADLTH7_bit at ADLTHL.B7;

sfr unsigned short volatile ADLTHH           absolute 0x10F;
    const register unsigned short int ADLTH8 = 0;
    sbit  ADLTH8_bit at ADLTHH.B0;
    const register unsigned short int ADLTH9 = 1;
    sbit  ADLTH9_bit at ADLTHH.B1;
    const register unsigned short int ADLTH10 = 2;
    sbit  ADLTH10_bit at ADLTHH.B2;
    const register unsigned short int ADLTH11 = 3;
    sbit  ADLTH11_bit at ADLTHH.B3;
    const register unsigned short int ADLTH12 = 4;
    sbit  ADLTH12_bit at ADLTHH.B4;
    const register unsigned short int ADLTH13 = 5;
    sbit  ADLTH13_bit at ADLTHH.B5;
    const register unsigned short int ADLTH14 = 6;
    sbit  ADLTH14_bit at ADLTHH.B6;
    const register unsigned short int ADLTH15 = 7;
    sbit  ADLTH15_bit at ADLTHH.B7;

sfr unsigned int   volatile ADUTH            absolute 0x110;
sfr unsigned short volatile ADUTHL           absolute 0x110;
    const register unsigned short int ADUTH0 = 0;
    sbit  ADUTH0_bit at ADUTHL.B0;
    const register unsigned short int ADUTH1 = 1;
    sbit  ADUTH1_bit at ADUTHL.B1;
    const register unsigned short int ADUTH2 = 2;
    sbit  ADUTH2_bit at ADUTHL.B2;
    const register unsigned short int ADUTH3 = 3;
    sbit  ADUTH3_bit at ADUTHL.B3;
    const register unsigned short int ADUTH4 = 4;
    sbit  ADUTH4_bit at ADUTHL.B4;
    const register unsigned short int ADUTH5 = 5;
    sbit  ADUTH5_bit at ADUTHL.B5;
    const register unsigned short int ADUTH6 = 6;
    sbit  ADUTH6_bit at ADUTHL.B6;
    const register unsigned short int ADUTH7 = 7;
    sbit  ADUTH7_bit at ADUTHL.B7;

sfr unsigned short volatile ADUTHH           absolute 0x111;
    const register unsigned short int ADUTH8 = 0;
    sbit  ADUTH8_bit at ADUTHH.B0;
    const register unsigned short int ADUTH9 = 1;
    sbit  ADUTH9_bit at ADUTHH.B1;
    const register unsigned short int ADUTH10 = 2;
    sbit  ADUTH10_bit at ADUTHH.B2;
    const register unsigned short int ADUTH11 = 3;
    sbit  ADUTH11_bit at ADUTHH.B3;
    const register unsigned short int ADUTH12 = 4;
    sbit  ADUTH12_bit at ADUTHH.B4;
    const register unsigned short int ADUTH13 = 5;
    sbit  ADUTH13_bit at ADUTHH.B5;
    const register unsigned short int ADUTH14 = 6;
    sbit  ADUTH14_bit at ADUTHH.B6;
    const register unsigned short int ADUTH15 = 7;
    sbit  ADUTH15_bit at ADUTHH.B7;

sfr unsigned int   volatile ADSTPT           absolute 0x112;
sfr unsigned short volatile ADSTPTL          absolute 0x112;
    const register unsigned short int ADSTPT0 = 0;
    sbit  ADSTPT0_bit at ADSTPTL.B0;
    const register unsigned short int ADSTPT1 = 1;
    sbit  ADSTPT1_bit at ADSTPTL.B1;
    const register unsigned short int ADSTPT2 = 2;
    sbit  ADSTPT2_bit at ADSTPTL.B2;
    const register unsigned short int ADSTPT3 = 3;
    sbit  ADSTPT3_bit at ADSTPTL.B3;
    const register unsigned short int ADSTPT4 = 4;
    sbit  ADSTPT4_bit at ADSTPTL.B4;
    const register unsigned short int ADSTPT5 = 5;
    sbit  ADSTPT5_bit at ADSTPTL.B5;
    const register unsigned short int ADSTPT6 = 6;
    sbit  ADSTPT6_bit at ADSTPTL.B6;
    const register unsigned short int ADSTPT7 = 7;
    sbit  ADSTPT7_bit at ADSTPTL.B7;

sfr unsigned short volatile ADSTPTH          absolute 0x113;
    const register unsigned short int ADSTPT8 = 0;
    sbit  ADSTPT8_bit at ADSTPTH.B0;
    const register unsigned short int ADSTPT9 = 1;
    sbit  ADSTPT9_bit at ADSTPTH.B1;
    const register unsigned short int ADSTPT10 = 2;
    sbit  ADSTPT10_bit at ADSTPTH.B2;
    const register unsigned short int ADSTPT11 = 3;
    sbit  ADSTPT11_bit at ADSTPTH.B3;
    const register unsigned short int ADSTPT12 = 4;
    sbit  ADSTPT12_bit at ADSTPTH.B4;
    const register unsigned short int ADSTPT13 = 5;
    sbit  ADSTPT13_bit at ADSTPTH.B5;
    const register unsigned short int ADSTPT14 = 6;
    sbit  ADSTPT14_bit at ADSTPTH.B6;
    const register unsigned short int ADSTPT15 = 7;
    sbit  ADSTPT15_bit at ADSTPTH.B7;

sfr unsigned int   volatile ADFLTR           absolute 0x114;
sfr unsigned short volatile ADFLTRL          absolute 0x114;
    const register unsigned short int ADFLTR0 = 0;
    sbit  ADFLTR0_bit at ADFLTRL.B0;
    const register unsigned short int ADFLTR1 = 1;
    sbit  ADFLTR1_bit at ADFLTRL.B1;
    const register unsigned short int ADFLTR2 = 2;
    sbit  ADFLTR2_bit at ADFLTRL.B2;
    const register unsigned short int ADFLTR3 = 3;
    sbit  ADFLTR3_bit at ADFLTRL.B3;
    const register unsigned short int ADFLTR4 = 4;
    sbit  ADFLTR4_bit at ADFLTRL.B4;
    const register unsigned short int ADFLTR5 = 5;
    sbit  ADFLTR5_bit at ADFLTRL.B5;
    const register unsigned short int ADFLTR6 = 6;
    sbit  ADFLTR6_bit at ADFLTRL.B6;
    const register unsigned short int ADFLTR7 = 7;
    sbit  ADFLTR7_bit at ADFLTRL.B7;

sfr unsigned short volatile ADFLTRH          absolute 0x115;
    const register unsigned short int ADFLTR8 = 0;
    sbit  ADFLTR8_bit at ADFLTRH.B0;
    const register unsigned short int ADFLTR9 = 1;
    sbit  ADFLTR9_bit at ADFLTRH.B1;
    const register unsigned short int ADFLTR10 = 2;
    sbit  ADFLTR10_bit at ADFLTRH.B2;
    const register unsigned short int ADFLTR11 = 3;
    sbit  ADFLTR11_bit at ADFLTRH.B3;
    const register unsigned short int ADFLTR12 = 4;
    sbit  ADFLTR12_bit at ADFLTRH.B4;
    const register unsigned short int ADFLTR13 = 5;
    sbit  ADFLTR13_bit at ADFLTRH.B5;
    const register unsigned short int ADFLTR14 = 6;
    sbit  ADFLTR14_bit at ADFLTRH.B6;
    const register unsigned short int ADFLTR15 = 7;
    sbit  ADFLTR15_bit at ADFLTRH.B7;

sfr unsigned int   volatile ADERR            absolute 0x116;
sfr unsigned short volatile ADERRL           absolute 0x116;
    const register unsigned short int ADERR0 = 0;
    sbit  ADERR0_bit at ADERRL.B0;
    const register unsigned short int ADERR1 = 1;
    sbit  ADERR1_bit at ADERRL.B1;
    const register unsigned short int ADERR2 = 2;
    sbit  ADERR2_bit at ADERRL.B2;
    const register unsigned short int ADERR3 = 3;
    sbit  ADERR3_bit at ADERRL.B3;
    const register unsigned short int ADERR4 = 4;
    sbit  ADERR4_bit at ADERRL.B4;
    const register unsigned short int ADERR5 = 5;
    sbit  ADERR5_bit at ADERRL.B5;
    const register unsigned short int ADERR6 = 6;
    sbit  ADERR6_bit at ADERRL.B6;
    const register unsigned short int ADERR7 = 7;
    sbit  ADERR7_bit at ADERRL.B7;

sfr unsigned short volatile ADERRH           absolute 0x117;
    const register unsigned short int ADERR8 = 0;
    sbit  ADERR8_bit at ADERRH.B0;
    const register unsigned short int ADERR9 = 1;
    sbit  ADERR9_bit at ADERRH.B1;
    const register unsigned short int ADERR10 = 2;
    sbit  ADERR10_bit at ADERRH.B2;
    const register unsigned short int ADERR11 = 3;
    sbit  ADERR11_bit at ADERRH.B3;
    const register unsigned short int ADERR12 = 4;
    sbit  ADERR12_bit at ADERRH.B4;
    const register unsigned short int ADERR13 = 5;
    sbit  ADERR13_bit at ADERRH.B5;
    const register unsigned short int ADERR14 = 6;
    sbit  ADERR14_bit at ADERRH.B6;
    const register unsigned short int ADERR15 = 7;
    sbit  ADERR15_bit at ADERRH.B7;

sfr unsigned short volatile RC1REG           absolute 0x119;
sfr unsigned short volatile RCREG            absolute 0x119;
sfr unsigned short volatile RCREG1           absolute 0x119;
sfr unsigned short volatile TX1REG           absolute 0x11A;
sfr unsigned short volatile TXREG1           absolute 0x11A;
sfr unsigned short volatile TXREG            absolute 0x11A;
sfr unsigned int   volatile SP1BRG           absolute 0x11B;
sfr unsigned short volatile SP1BRGL          absolute 0x11B;
sfr unsigned int            SPBRG            absolute 0x11B;
sfr unsigned int            SPBRG1           absolute 0x11B;
sfr unsigned short volatile SPBRGL           absolute 0x11B;
sfr unsigned short volatile SP1BRGH          absolute 0x11C;
sfr unsigned short          SPBRGH           absolute 0x11C;
sfr unsigned short          SPBRGH1          absolute 0x11C;
sfr unsigned short volatile RC1STA           absolute 0x11D;
    const register unsigned short int RX9D = 0;
    sbit  RX9D_bit at RC1STA.B0;
    const register unsigned short int OERR = 1;
    sbit  OERR_bit at RC1STA.B1;
    const register unsigned short int FERR = 2;
    sbit  FERR_bit at RC1STA.B2;
    const register unsigned short int ADDEN = 3;
    sbit  ADDEN_bit at RC1STA.B3;
    const register unsigned short int CREN = 4;
    sbit  CREN_bit at RC1STA.B4;
    const register unsigned short int SREN = 5;
    sbit  SREN_bit at RC1STA.B5;
    const register unsigned short int RX9 = 6;
    sbit  RX9_bit at RC1STA.B6;
    const register unsigned short int SPEN = 7;
    sbit  SPEN_bit at RC1STA.B7;

sfr unsigned short volatile RCSTA1           absolute 0x11D;
sfr unsigned short volatile RCSTA            absolute 0x11D;
sfr unsigned short volatile TX1STA           absolute 0x11E;
    const register unsigned short int TX9D = 0;
    sbit  TX9D_bit at TX1STA.B0;
    const register unsigned short int TRMT = 1;
    sbit  TRMT_bit at TX1STA.B1;
    const register unsigned short int BRGH = 2;
    sbit  BRGH_bit at TX1STA.B2;
    const register unsigned short int SENDB = 3;
    sbit  SENDB_bit at TX1STA.B3;
    const register unsigned short int TXEN = 5;
    sbit  TXEN_bit at TX1STA.B5;
    const register unsigned short int TX9 = 6;
    sbit  TX9_bit at TX1STA.B6;
    const register unsigned short int CSRC = 7;
    sbit  CSRC_bit at TX1STA.B7;

sfr unsigned short volatile TXSTA1           absolute 0x11E;
sfr unsigned short volatile TXSTA            absolute 0x11E;
sfr unsigned short volatile BAUD1CON         absolute 0x11F;
    const register unsigned short int ABDEN = 0;
    sbit  ABDEN_bit at BAUD1CON.B0;
    const register unsigned short int WUE = 1;
    sbit  WUE_bit at BAUD1CON.B1;
    const register unsigned short int BRG16 = 3;
    sbit  BRG16_bit at BAUD1CON.B3;
    const register unsigned short int SCKP = 4;
    sbit  SCKP_bit at BAUD1CON.B4;
    const register unsigned short int RCIDL = 6;
    sbit  RCIDL_bit at BAUD1CON.B6;
    const register unsigned short int ABDOVF = 7;
    sbit  ABDOVF_bit at BAUD1CON.B7;

sfr unsigned short          BAUDCON1         absolute 0x11F;
sfr unsigned short          BAUDCTL1         absolute 0x11F;
sfr unsigned short          BAUDCON          absolute 0x11F;
sfr unsigned short          BAUDCTL          absolute 0x11F;
sfr unsigned short volatile SSP1BUF          absolute 0x18C;
sfr unsigned short volatile SSP1ADD          absolute 0x18D;
    const register unsigned short int MSK01 = 0;
    sbit  MSK01_bit at SSP1ADD.B0;
    const register unsigned short int MSK11 = 1;
    sbit  MSK11_bit at SSP1ADD.B1;
    const register unsigned short int MSK21 = 2;
    sbit  MSK21_bit at SSP1ADD.B2;
    const register unsigned short int MSK31 = 3;
    sbit  MSK31_bit at SSP1ADD.B3;
    const register unsigned short int MSK41 = 4;
    sbit  MSK41_bit at SSP1ADD.B4;
    const register unsigned short int MSK51 = 5;
    sbit  MSK51_bit at SSP1ADD.B5;
    const register unsigned short int MSK61 = 6;
    sbit  MSK61_bit at SSP1ADD.B6;
    const register unsigned short int MSK71 = 7;
    sbit  MSK71_bit at SSP1ADD.B7;

sfr unsigned short volatile SSP1MSK          absolute 0x18E;
sfr unsigned short volatile SSP1STAT         absolute 0x18F;
    const register unsigned short int BF1 = 0;
    sbit  BF1_bit at SSP1STAT.B0;
    const register unsigned short int UA1 = 1;
    sbit  UA1_bit at SSP1STAT.B1;
    const register unsigned short int I2C_READ1 = 2;
    sbit  I2C_READ1_bit at SSP1STAT.B2;
    const register unsigned short int I2C_START1 = 3;
    sbit  I2C_START1_bit at SSP1STAT.B3;
    const register unsigned short int STOP1 = 4;
    sbit  STOP1_bit at SSP1STAT.B4;
    const register unsigned short int DA1 = 5;
    sbit  DA1_bit at SSP1STAT.B5;
    const register unsigned short int CKE1 = 6;
    sbit  CKE1_bit at SSP1STAT.B6;
    const register unsigned short int SMP1 = 7;
    sbit  SMP1_bit at SSP1STAT.B7;
    const register unsigned short int DATA_ADDRESS1 = 5;
    sbit  DATA_ADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int D_A1 = 5;
    sbit  D_A1_bit at SSP1STAT.B5;
    const register unsigned short int D_nA1 = 5;
    sbit  D_nA1_bit at SSP1STAT.B5;
    const register unsigned short int I2C_DAT1 = 5;
    sbit  I2C_DAT1_bit at SSP1STAT.B5;
    const register unsigned short int READ_WRITE1 = 2;
    sbit  READ_WRITE1_bit at SSP1STAT.B2;
    const register unsigned short int RW1 = 2;
    sbit  RW1_bit at SSP1STAT.B2;
    const register unsigned short int R_W1 = 2;
    sbit  R_W1_bit at SSP1STAT.B2;
    const register unsigned short int R_nW1 = 2;
    sbit  R_nW1_bit at SSP1STAT.B2;
    const register unsigned short int START1 = 3;
    sbit  START1_bit at SSP1STAT.B3;
    const register unsigned short int nADDRESS1 = 5;
    sbit  nADDRESS1_bit at SSP1STAT.B5;
    const register unsigned short int nWRITE1 = 2;
    sbit  nWRITE1_bit at SSP1STAT.B2;

sfr unsigned short volatile SSP1CON1         absolute 0x190;
    const register unsigned short int SSPM01 = 0;
    sbit  SSPM01_bit at SSP1CON1.B0;
    const register unsigned short int SSPM11 = 1;
    sbit  SSPM11_bit at SSP1CON1.B1;
    const register unsigned short int SSPM21 = 2;
    sbit  SSPM21_bit at SSP1CON1.B2;
    const register unsigned short int SSPM31 = 3;
    sbit  SSPM31_bit at SSP1CON1.B3;
    const register unsigned short int CKP1 = 4;
    sbit  CKP1_bit at SSP1CON1.B4;
    const register unsigned short int SSPEN1 = 5;
    sbit  SSPEN1_bit at SSP1CON1.B5;
    const register unsigned short int SSPOV1 = 6;
    sbit  SSPOV1_bit at SSP1CON1.B6;
    const register unsigned short int WCOL1 = 7;
    sbit  WCOL1_bit at SSP1CON1.B7;

sfr unsigned short volatile SSP1CON2         absolute 0x191;
    const register unsigned short int SEN1 = 0;
    sbit  SEN1_bit at SSP1CON2.B0;
    const register unsigned short int ADMSK11 = 1;
    sbit  ADMSK11_bit at SSP1CON2.B1;
    const register unsigned short int ADMSK21 = 2;
    sbit  ADMSK21_bit at SSP1CON2.B2;
    const register unsigned short int ADMSK31 = 3;
    sbit  ADMSK31_bit at SSP1CON2.B3;
    const register unsigned short int ACKEN1 = 4;
    sbit  ACKEN1_bit at SSP1CON2.B4;
    const register unsigned short int ACKDT1 = 5;
    sbit  ACKDT1_bit at SSP1CON2.B5;
    const register unsigned short int ACKSTAT1 = 6;
    sbit  ACKSTAT1_bit at SSP1CON2.B6;
    const register unsigned short int GCEN1 = 7;
    sbit  GCEN1_bit at SSP1CON2.B7;
    const register unsigned short int ADMSK41 = 4;
    sbit  ADMSK41_bit at SSP1CON2.B4;
    const register unsigned short int ADMSK51 = 5;
    sbit  ADMSK51_bit at SSP1CON2.B5;
    const register unsigned short int PEN1 = 2;
    sbit  PEN1_bit at SSP1CON2.B2;
    const register unsigned short int RCEN1 = 3;
    sbit  RCEN1_bit at SSP1CON2.B3;
    const register unsigned short int RSEN1 = 1;
    sbit  RSEN1_bit at SSP1CON2.B1;

sfr unsigned short volatile SSP1CON3         absolute 0x192;
sfr unsigned short volatile SSP2BUF          absolute 0x196;
sfr unsigned short volatile SSP2ADD          absolute 0x197;
    const register unsigned short int MSK02 = 0;
    sbit  MSK02_bit at SSP2ADD.B0;
    const register unsigned short int MSK12 = 1;
    sbit  MSK12_bit at SSP2ADD.B1;
    const register unsigned short int MSK22 = 2;
    sbit  MSK22_bit at SSP2ADD.B2;
    const register unsigned short int MSK32 = 3;
    sbit  MSK32_bit at SSP2ADD.B3;
    const register unsigned short int MSK42 = 4;
    sbit  MSK42_bit at SSP2ADD.B4;
    const register unsigned short int MSK52 = 5;
    sbit  MSK52_bit at SSP2ADD.B5;
    const register unsigned short int MSK62 = 6;
    sbit  MSK62_bit at SSP2ADD.B6;
    const register unsigned short int MSK72 = 7;
    sbit  MSK72_bit at SSP2ADD.B7;

sfr unsigned short volatile SSP2MSK          absolute 0x198;
sfr unsigned short volatile SSP2STAT         absolute 0x199;
    const register unsigned short int BF2 = 0;
    sbit  BF2_bit at SSP2STAT.B0;
    const register unsigned short int UA2 = 1;
    sbit  UA2_bit at SSP2STAT.B1;
    const register unsigned short int I2C_READ2 = 2;
    sbit  I2C_READ2_bit at SSP2STAT.B2;
    const register unsigned short int I2C_START2 = 3;
    sbit  I2C_START2_bit at SSP2STAT.B3;
    const register unsigned short int STOP2 = 4;
    sbit  STOP2_bit at SSP2STAT.B4;
    const register unsigned short int DA2 = 5;
    sbit  DA2_bit at SSP2STAT.B5;
    const register unsigned short int CKE2 = 6;
    sbit  CKE2_bit at SSP2STAT.B6;
    const register unsigned short int SMP2 = 7;
    sbit  SMP2_bit at SSP2STAT.B7;
    const register unsigned short int DATA_ADDRESS2 = 5;
    sbit  DATA_ADDRESS2_bit at SSP2STAT.B5;
    const register unsigned short int D_A2 = 5;
    sbit  D_A2_bit at SSP2STAT.B5;
    const register unsigned short int D_nA2 = 5;
    sbit  D_nA2_bit at SSP2STAT.B5;
    const register unsigned short int I2C_DAT2 = 5;
    sbit  I2C_DAT2_bit at SSP2STAT.B5;
    const register unsigned short int READ_WRITE2 = 2;
    sbit  READ_WRITE2_bit at SSP2STAT.B2;
    const register unsigned short int RW2 = 2;
    sbit  RW2_bit at SSP2STAT.B2;
    const register unsigned short int R_W2 = 2;
    sbit  R_W2_bit at SSP2STAT.B2;
    const register unsigned short int R_nW2 = 2;
    sbit  R_nW2_bit at SSP2STAT.B2;
    const register unsigned short int START2 = 3;
    sbit  START2_bit at SSP2STAT.B3;
    const register unsigned short int nADDRESS2 = 5;
    sbit  nADDRESS2_bit at SSP2STAT.B5;
    const register unsigned short int nWRITE2 = 2;
    sbit  nWRITE2_bit at SSP2STAT.B2;

sfr unsigned short volatile SSP2CON1         absolute 0x19A;
    const register unsigned short int SSPM02 = 0;
    sbit  SSPM02_bit at SSP2CON1.B0;
    const register unsigned short int SSPM12 = 1;
    sbit  SSPM12_bit at SSP2CON1.B1;
    const register unsigned short int SSPM22 = 2;
    sbit  SSPM22_bit at SSP2CON1.B2;
    const register unsigned short int SSPM32 = 3;
    sbit  SSPM32_bit at SSP2CON1.B3;
    const register unsigned short int CKP2 = 4;
    sbit  CKP2_bit at SSP2CON1.B4;
    const register unsigned short int SSPEN2 = 5;
    sbit  SSPEN2_bit at SSP2CON1.B5;
    const register unsigned short int SSPOV2 = 6;
    sbit  SSPOV2_bit at SSP2CON1.B6;
    const register unsigned short int WCOL2 = 7;
    sbit  WCOL2_bit at SSP2CON1.B7;

sfr unsigned short volatile SSP2CON2         absolute 0x19B;
    const register unsigned short int SEN2 = 0;
    sbit  SEN2_bit at SSP2CON2.B0;
    const register unsigned short int ADMSK12 = 1;
    sbit  ADMSK12_bit at SSP2CON2.B1;
    const register unsigned short int ADMSK22 = 2;
    sbit  ADMSK22_bit at SSP2CON2.B2;
    const register unsigned short int ADMSK32 = 3;
    sbit  ADMSK32_bit at SSP2CON2.B3;
    const register unsigned short int ACKEN2 = 4;
    sbit  ACKEN2_bit at SSP2CON2.B4;
    const register unsigned short int ACKDT2 = 5;
    sbit  ACKDT2_bit at SSP2CON2.B5;
    const register unsigned short int ACKSTAT2 = 6;
    sbit  ACKSTAT2_bit at SSP2CON2.B6;
    const register unsigned short int GCEN2 = 7;
    sbit  GCEN2_bit at SSP2CON2.B7;
    const register unsigned short int ADMSK42 = 4;
    sbit  ADMSK42_bit at SSP2CON2.B4;
    const register unsigned short int ADMSK52 = 5;
    sbit  ADMSK52_bit at SSP2CON2.B5;
    const register unsigned short int PEN2 = 2;
    sbit  PEN2_bit at SSP2CON2.B2;
    const register unsigned short int RCEN2 = 3;
    sbit  RCEN2_bit at SSP2CON2.B3;
    const register unsigned short int RSEN2 = 1;
    sbit  RSEN2_bit at SSP2CON2.B1;

sfr unsigned short volatile SSP2CON3         absolute 0x19C;
sfr unsigned int   volatile TMR1             absolute 0x20C;
sfr unsigned short volatile TMR1L            absolute 0x20C;
    const register unsigned short int CAL01 = 0;
    sbit  CAL01_bit at TMR1L.B0;
    const register unsigned short int CAL11 = 1;
    sbit  CAL11_bit at TMR1L.B1;
    const register unsigned short int CAL21 = 2;
    sbit  CAL21_bit at TMR1L.B2;
    const register unsigned short int CAL31 = 3;
    sbit  CAL31_bit at TMR1L.B3;
    const register unsigned short int CAL41 = 4;
    sbit  CAL41_bit at TMR1L.B4;
    const register unsigned short int CAL51 = 5;
    sbit  CAL51_bit at TMR1L.B5;
    const register unsigned short int CAL61 = 6;
    sbit  CAL61_bit at TMR1L.B6;
    const register unsigned short int CAL71 = 7;
    sbit  CAL71_bit at TMR1L.B7;
    const register unsigned short int TMR1L0 = 0;
    sbit  TMR1L0_bit at TMR1L.B0;
    const register unsigned short int TMR1L1 = 1;
    sbit  TMR1L1_bit at TMR1L.B1;
    const register unsigned short int TMR1L2 = 2;
    sbit  TMR1L2_bit at TMR1L.B2;
    const register unsigned short int TMR1L3 = 3;
    sbit  TMR1L3_bit at TMR1L.B3;
    const register unsigned short int TMR1L4 = 4;
    sbit  TMR1L4_bit at TMR1L.B4;
    const register unsigned short int TMR1L5 = 5;
    sbit  TMR1L5_bit at TMR1L.B5;
    const register unsigned short int TMR1L6 = 6;
    sbit  TMR1L6_bit at TMR1L.B6;
    const register unsigned short int TMR1L7 = 7;
    sbit  TMR1L7_bit at TMR1L.B7;

sfr unsigned short volatile TMR1H            absolute 0x20D;
    const register unsigned short int TMR1H0 = 0;
    sbit  TMR1H0_bit at TMR1H.B0;
    const register unsigned short int TMR1H1 = 1;
    sbit  TMR1H1_bit at TMR1H.B1;
    const register unsigned short int TMR110 = 2;
    sbit  TMR110_bit at TMR1H.B2;
    const register unsigned short int TMR111 = 3;
    sbit  TMR111_bit at TMR1H.B3;
    const register unsigned short int TMR112 = 4;
    sbit  TMR112_bit at TMR1H.B4;
    const register unsigned short int TMR113 = 5;
    sbit  TMR113_bit at TMR1H.B5;
    const register unsigned short int TMR114 = 6;
    sbit  TMR114_bit at TMR1H.B6;
    const register unsigned short int TMR115 = 7;
    sbit  TMR115_bit at TMR1H.B7;
    const register unsigned short int TMR1H2 = 2;
    sbit  TMR1H2_bit at TMR1H.B2;
    const register unsigned short int TMR1H3 = 3;
    sbit  TMR1H3_bit at TMR1H.B3;
    const register unsigned short int TMR1H4 = 4;
    sbit  TMR1H4_bit at TMR1H.B4;
    const register unsigned short int TMR1H5 = 5;
    sbit  TMR1H5_bit at TMR1H.B5;
    const register unsigned short int TMR1H6 = 6;
    sbit  TMR1H6_bit at TMR1H.B6;
    const register unsigned short int TMR1H7 = 7;
    sbit  TMR1H7_bit at TMR1H.B7;

sfr unsigned short volatile T1CON            absolute 0x20E;
    const register unsigned short int TMR1ON = 0;
    sbit  TMR1ON_bit at T1CON.B0;
    const register unsigned short int RD161 = 1;
    sbit  RD161_bit at T1CON.B1;
    const register unsigned short int nT1SYNC = 2;
    sbit  nT1SYNC_bit at T1CON.B2;
    const register unsigned short int T1CKPS0 = 4;
    sbit  T1CKPS0_bit at T1CON.B4;
    const register unsigned short int T1CKPS1 = 5;
    sbit  T1CKPS1_bit at T1CON.B5;
    const register unsigned short int T1RD16 = 1;
    sbit  T1RD16_bit at T1CON.B1;

sfr unsigned short volatile T1GCON           absolute 0x20F;
    const register unsigned short int T1GVAL = 2;
    sbit  T1GVAL_bit at T1GCON.B2;
    const register unsigned short int T1GGO = 3;
    sbit  T1GGO_bit at T1GCON.B3;
    const register unsigned short int T1GSPM = 4;
    sbit  T1GSPM_bit at T1GCON.B4;
    const register unsigned short int T1GTM = 5;
    sbit  T1GTM_bit at T1GCON.B5;
    const register unsigned short int T1GPOL = 6;
    sbit  T1GPOL_bit at T1GCON.B6;
    const register unsigned short int T1GE = 7;
    sbit  T1GE_bit at T1GCON.B7;
    const register unsigned short int T1GGO_nDONE = 3;
    sbit  T1GGO_nDONE_bit at T1GCON.B3;

sfr unsigned short volatile PR1              absolute 0x20F;
sfr unsigned short volatile T1GATE           absolute 0x210;
    const register unsigned short int T1GSS0 = 0;
    sbit  T1GSS0_bit at T1GATE.B0;
    const register unsigned short int T1GSS1 = 1;
    sbit  T1GSS1_bit at T1GATE.B1;
    const register unsigned short int T1GSS2 = 2;
    sbit  T1GSS2_bit at T1GATE.B2;
    const register unsigned short int T1GSS3 = 3;
    sbit  T1GSS3_bit at T1GATE.B3;
    const register unsigned short int T1GSS4 = 4;
    sbit  T1GSS4_bit at T1GATE.B4;

sfr unsigned short volatile TMR1GATE         absolute 0x210;
sfr unsigned short volatile T1CLK            absolute 0x211;
    const register unsigned short int T1CS0 = 0;
    sbit  T1CS0_bit at T1CLK.B0;
    const register unsigned short int T1CS1 = 1;
    sbit  T1CS1_bit at T1CLK.B1;
    const register unsigned short int T1CS2 = 2;
    sbit  T1CS2_bit at T1CLK.B2;
    const register unsigned short int T1CS3 = 3;
    sbit  T1CS3_bit at T1CLK.B3;

sfr unsigned short volatile TMR1CLK          absolute 0x211;
sfr unsigned int   volatile TMR3             absolute 0x212;
sfr unsigned short volatile TMR3L            absolute 0x212;
    const register unsigned short int CAL03 = 0;
    sbit  CAL03_bit at TMR3L.B0;
    const register unsigned short int CAL13 = 1;
    sbit  CAL13_bit at TMR3L.B1;
    const register unsigned short int CAL23 = 2;
    sbit  CAL23_bit at TMR3L.B2;
    const register unsigned short int CAL33 = 3;
    sbit  CAL33_bit at TMR3L.B3;
    const register unsigned short int CAL43 = 4;
    sbit  CAL43_bit at TMR3L.B4;
    const register unsigned short int CAL53 = 5;
    sbit  CAL53_bit at TMR3L.B5;
    const register unsigned short int CAL63 = 6;
    sbit  CAL63_bit at TMR3L.B6;
    const register unsigned short int CAL73 = 7;
    sbit  CAL73_bit at TMR3L.B7;
    const register unsigned short int TMR30 = 0;
    sbit  TMR30_bit at TMR3L.B0;
    const register unsigned short int TMR31 = 1;
    sbit  TMR31_bit at TMR3L.B1;
    const register unsigned short int TMR32 = 2;
    sbit  TMR32_bit at TMR3L.B2;
    const register unsigned short int TMR33 = 3;
    sbit  TMR33_bit at TMR3L.B3;
    const register unsigned short int TMR34 = 4;
    sbit  TMR34_bit at TMR3L.B4;
    const register unsigned short int TMR35 = 5;
    sbit  TMR35_bit at TMR3L.B5;
    const register unsigned short int TMR36 = 6;
    sbit  TMR36_bit at TMR3L.B6;
    const register unsigned short int TMR37 = 7;
    sbit  TMR37_bit at TMR3L.B7;
    const register unsigned short int TMR3L0 = 0;
    sbit  TMR3L0_bit at TMR3L.B0;
    const register unsigned short int TMR3L1 = 1;
    sbit  TMR3L1_bit at TMR3L.B1;
    const register unsigned short int TMR3L2 = 2;
    sbit  TMR3L2_bit at TMR3L.B2;
    const register unsigned short int TMR3L3 = 3;
    sbit  TMR3L3_bit at TMR3L.B3;
    const register unsigned short int TMR3L4 = 4;
    sbit  TMR3L4_bit at TMR3L.B4;
    const register unsigned short int TMR3L5 = 5;
    sbit  TMR3L5_bit at TMR3L.B5;
    const register unsigned short int TMR3L6 = 6;
    sbit  TMR3L6_bit at TMR3L.B6;
    const register unsigned short int TMR3L7 = 7;
    sbit  TMR3L7_bit at TMR3L.B7;

sfr unsigned short volatile TMR3H            absolute 0x213;
    const register unsigned short int TMR38 = 0;
    sbit  TMR38_bit at TMR3H.B0;
    const register unsigned short int TMR39 = 1;
    sbit  TMR39_bit at TMR3H.B1;
    const register unsigned short int TMR310 = 2;
    sbit  TMR310_bit at TMR3H.B2;
    const register unsigned short int TMR311 = 3;
    sbit  TMR311_bit at TMR3H.B3;
    const register unsigned short int TMR312 = 4;
    sbit  TMR312_bit at TMR3H.B4;
    const register unsigned short int TMR313 = 5;
    sbit  TMR313_bit at TMR3H.B5;
    const register unsigned short int TMR314 = 6;
    sbit  TMR314_bit at TMR3H.B6;
    const register unsigned short int TMR315 = 7;
    sbit  TMR315_bit at TMR3H.B7;
    const register unsigned short int TMR3H0 = 0;
    sbit  TMR3H0_bit at TMR3H.B0;
    const register unsigned short int TMR3H1 = 1;
    sbit  TMR3H1_bit at TMR3H.B1;
    const register unsigned short int TMR3H2 = 2;
    sbit  TMR3H2_bit at TMR3H.B2;
    const register unsigned short int TMR3H3 = 3;
    sbit  TMR3H3_bit at TMR3H.B3;
    const register unsigned short int TMR3H4 = 4;
    sbit  TMR3H4_bit at TMR3H.B4;
    const register unsigned short int TMR3H5 = 5;
    sbit  TMR3H5_bit at TMR3H.B5;
    const register unsigned short int TMR3H6 = 6;
    sbit  TMR3H6_bit at TMR3H.B6;
    const register unsigned short int TMR3H7 = 7;
    sbit  TMR3H7_bit at TMR3H.B7;

sfr unsigned short volatile T3CON            absolute 0x214;
    const register unsigned short int TMR3ON = 0;
    sbit  TMR3ON_bit at T3CON.B0;
    const register unsigned short int RD163 = 1;
    sbit  RD163_bit at T3CON.B1;
    const register unsigned short int nT3SYNC = 2;
    sbit  nT3SYNC_bit at T3CON.B2;
    const register unsigned short int T3CKPS0 = 4;
    sbit  T3CKPS0_bit at T3CON.B4;
    const register unsigned short int T3CKPS1 = 5;
    sbit  T3CKPS1_bit at T3CON.B5;
    const register unsigned short int T3RD16 = 1;
    sbit  T3RD16_bit at T3CON.B1;

sfr unsigned short volatile T3GCON           absolute 0x215;
    const register unsigned short int T3GVAL = 2;
    sbit  T3GVAL_bit at T3GCON.B2;
    const register unsigned short int T3GGO = 3;
    sbit  T3GGO_bit at T3GCON.B3;
    const register unsigned short int T3GSPM = 4;
    sbit  T3GSPM_bit at T3GCON.B4;
    const register unsigned short int T3GTM = 5;
    sbit  T3GTM_bit at T3GCON.B5;
    const register unsigned short int T3GPOL = 6;
    sbit  T3GPOL_bit at T3GCON.B6;
    const register unsigned short int T3GE = 7;
    sbit  T3GE_bit at T3GCON.B7;
    const register unsigned short int T3GGO_nDONE = 3;
    sbit  T3GGO_nDONE_bit at T3GCON.B3;

sfr unsigned short volatile PR3              absolute 0x215;
sfr unsigned short volatile T3GATE           absolute 0x216;
    const register unsigned short int T3GSS0 = 0;
    sbit  T3GSS0_bit at T3GATE.B0;
    const register unsigned short int T3GSS1 = 1;
    sbit  T3GSS1_bit at T3GATE.B1;
    const register unsigned short int T3GSS2 = 2;
    sbit  T3GSS2_bit at T3GATE.B2;
    const register unsigned short int T3GSS3 = 3;
    sbit  T3GSS3_bit at T3GATE.B3;
    const register unsigned short int T3GSS4 = 4;
    sbit  T3GSS4_bit at T3GATE.B4;

sfr unsigned short volatile TMR3GATE         absolute 0x216;
sfr unsigned short volatile T3CLK            absolute 0x217;
    const register unsigned short int T3CS0 = 0;
    sbit  T3CS0_bit at T3CLK.B0;
    const register unsigned short int T3CS1 = 1;
    sbit  T3CS1_bit at T3CLK.B1;
    const register unsigned short int T3CS2 = 2;
    sbit  T3CS2_bit at T3CLK.B2;
    const register unsigned short int T3CS3 = 3;
    sbit  T3CS3_bit at T3CLK.B3;

sfr unsigned short volatile TMR3CLK          absolute 0x217;
sfr unsigned int   volatile TMR5             absolute 0x218;
sfr unsigned short volatile TMR5L            absolute 0x218;
    const register unsigned short int CAL05 = 0;
    sbit  CAL05_bit at TMR5L.B0;
    const register unsigned short int CAL15 = 1;
    sbit  CAL15_bit at TMR5L.B1;
    const register unsigned short int CAL25 = 2;
    sbit  CAL25_bit at TMR5L.B2;
    const register unsigned short int CAL35 = 3;
    sbit  CAL35_bit at TMR5L.B3;
    const register unsigned short int CAL45 = 4;
    sbit  CAL45_bit at TMR5L.B4;
    const register unsigned short int CAL55 = 5;
    sbit  CAL55_bit at TMR5L.B5;
    const register unsigned short int CAL65 = 6;
    sbit  CAL65_bit at TMR5L.B6;
    const register unsigned short int CAL75 = 7;
    sbit  CAL75_bit at TMR5L.B7;
    const register unsigned short int TMR50 = 0;
    sbit  TMR50_bit at TMR5L.B0;
    const register unsigned short int TMR51 = 1;
    sbit  TMR51_bit at TMR5L.B1;
    const register unsigned short int TMR52 = 2;
    sbit  TMR52_bit at TMR5L.B2;
    const register unsigned short int TMR53 = 3;
    sbit  TMR53_bit at TMR5L.B3;
    const register unsigned short int TMR54 = 4;
    sbit  TMR54_bit at TMR5L.B4;
    const register unsigned short int TMR55 = 5;
    sbit  TMR55_bit at TMR5L.B5;
    const register unsigned short int TMR56 = 6;
    sbit  TMR56_bit at TMR5L.B6;
    const register unsigned short int TMR57 = 7;
    sbit  TMR57_bit at TMR5L.B7;
    const register unsigned short int TMR5L0 = 0;
    sbit  TMR5L0_bit at TMR5L.B0;
    const register unsigned short int TMR5L1 = 1;
    sbit  TMR5L1_bit at TMR5L.B1;
    const register unsigned short int TMR5L2 = 2;
    sbit  TMR5L2_bit at TMR5L.B2;
    const register unsigned short int TMR5L3 = 3;
    sbit  TMR5L3_bit at TMR5L.B3;
    const register unsigned short int TMR5L4 = 4;
    sbit  TMR5L4_bit at TMR5L.B4;
    const register unsigned short int TMR5L5 = 5;
    sbit  TMR5L5_bit at TMR5L.B5;
    const register unsigned short int TMR5L6 = 6;
    sbit  TMR5L6_bit at TMR5L.B6;
    const register unsigned short int TMR5L7 = 7;
    sbit  TMR5L7_bit at TMR5L.B7;

sfr unsigned short volatile TMR5H            absolute 0x219;
    const register unsigned short int TMR58 = 0;
    sbit  TMR58_bit at TMR5H.B0;
    const register unsigned short int TMR59 = 1;
    sbit  TMR59_bit at TMR5H.B1;
    const register unsigned short int TMR510 = 2;
    sbit  TMR510_bit at TMR5H.B2;
    const register unsigned short int TMR511 = 3;
    sbit  TMR511_bit at TMR5H.B3;
    const register unsigned short int TMR512 = 4;
    sbit  TMR512_bit at TMR5H.B4;
    const register unsigned short int TMR513 = 5;
    sbit  TMR513_bit at TMR5H.B5;
    const register unsigned short int TMR514 = 6;
    sbit  TMR514_bit at TMR5H.B6;
    const register unsigned short int TMR515 = 7;
    sbit  TMR515_bit at TMR5H.B7;
    const register unsigned short int TMR5H0 = 0;
    sbit  TMR5H0_bit at TMR5H.B0;
    const register unsigned short int TMR5H1 = 1;
    sbit  TMR5H1_bit at TMR5H.B1;
    const register unsigned short int TMR5H2 = 2;
    sbit  TMR5H2_bit at TMR5H.B2;
    const register unsigned short int TMR5H3 = 3;
    sbit  TMR5H3_bit at TMR5H.B3;
    const register unsigned short int TMR5H4 = 4;
    sbit  TMR5H4_bit at TMR5H.B4;
    const register unsigned short int TMR5H5 = 5;
    sbit  TMR5H5_bit at TMR5H.B5;
    const register unsigned short int TMR5H6 = 6;
    sbit  TMR5H6_bit at TMR5H.B6;
    const register unsigned short int TMR5H7 = 7;
    sbit  TMR5H7_bit at TMR5H.B7;

sfr unsigned short volatile T5CON            absolute 0x21A;
    const register unsigned short int TMR5ON = 0;
    sbit  TMR5ON_bit at T5CON.B0;
    const register unsigned short int RD165 = 1;
    sbit  RD165_bit at T5CON.B1;
    const register unsigned short int nT5SYNC = 2;
    sbit  nT5SYNC_bit at T5CON.B2;
    const register unsigned short int T5CKPS0 = 4;
    sbit  T5CKPS0_bit at T5CON.B4;
    const register unsigned short int T5CKPS1 = 5;
    sbit  T5CKPS1_bit at T5CON.B5;
    const register unsigned short int T5RD16 = 1;
    sbit  T5RD16_bit at T5CON.B1;

sfr unsigned short volatile T5GCON           absolute 0x21B;
    const register unsigned short int T5GVAL = 2;
    sbit  T5GVAL_bit at T5GCON.B2;
    const register unsigned short int T5GGO = 3;
    sbit  T5GGO_bit at T5GCON.B3;
    const register unsigned short int T5GSPM = 4;
    sbit  T5GSPM_bit at T5GCON.B4;
    const register unsigned short int T5GTM = 5;
    sbit  T5GTM_bit at T5GCON.B5;
    const register unsigned short int T5GPOL = 6;
    sbit  T5GPOL_bit at T5GCON.B6;
    const register unsigned short int T5GE = 7;
    sbit  T5GE_bit at T5GCON.B7;
    const register unsigned short int T5GGO_nDONE = 3;
    sbit  T5GGO_nDONE_bit at T5GCON.B3;

sfr unsigned short volatile PR5              absolute 0x21B;
sfr unsigned short volatile T5GATE           absolute 0x21C;
    const register unsigned short int T5GSS0 = 0;
    sbit  T5GSS0_bit at T5GATE.B0;
    const register unsigned short int T5GSS1 = 1;
    sbit  T5GSS1_bit at T5GATE.B1;
    const register unsigned short int T5GSS2 = 2;
    sbit  T5GSS2_bit at T5GATE.B2;
    const register unsigned short int T5GSS3 = 3;
    sbit  T5GSS3_bit at T5GATE.B3;
    const register unsigned short int T5GSS4 = 4;
    sbit  T5GSS4_bit at T5GATE.B4;

sfr unsigned short volatile TMR5GATE         absolute 0x21C;
sfr unsigned short volatile T5CLK            absolute 0x21D;
    const register unsigned short int T5CS0 = 0;
    sbit  T5CS0_bit at T5CLK.B0;
    const register unsigned short int T5CS1 = 1;
    sbit  T5CS1_bit at T5CLK.B1;
    const register unsigned short int T5CS2 = 2;
    sbit  T5CS2_bit at T5CLK.B2;
    const register unsigned short int T5CS3 = 3;
    sbit  T5CS3_bit at T5CLK.B3;

sfr unsigned short volatile TMR5CLK          absolute 0x21D;
sfr unsigned short volatile CCPTMRS0         absolute 0x21E;
    const register unsigned short int C1TSEL0 = 0;
    sbit  C1TSEL0_bit at CCPTMRS0.B0;
    const register unsigned short int C1TSEL1 = 1;
    sbit  C1TSEL1_bit at CCPTMRS0.B1;
    const register unsigned short int C2TSEL0 = 2;
    sbit  C2TSEL0_bit at CCPTMRS0.B2;
    const register unsigned short int C2TSEL1 = 3;
    sbit  C2TSEL1_bit at CCPTMRS0.B3;
    const register unsigned short int C3TSEL0 = 4;
    sbit  C3TSEL0_bit at CCPTMRS0.B4;
    const register unsigned short int C3TSEL1 = 5;
    sbit  C3TSEL1_bit at CCPTMRS0.B5;
    const register unsigned short int C4TSEL0 = 6;
    sbit  C4TSEL0_bit at CCPTMRS0.B6;
    const register unsigned short int C4TSEL1 = 7;
    sbit  C4TSEL1_bit at CCPTMRS0.B7;

sfr unsigned short volatile CCPTMRS1         absolute 0x21F;
    const register unsigned short int C5TSEL0 = 0;
    sbit  C5TSEL0_bit at CCPTMRS1.B0;
    const register unsigned short int C5TSEL1 = 1;
    sbit  C5TSEL1_bit at CCPTMRS1.B1;
    const register unsigned short int P6TSEL0 = 2;
    sbit  P6TSEL0_bit at CCPTMRS1.B2;
    const register unsigned short int P6TSEL1 = 3;
    sbit  P6TSEL1_bit at CCPTMRS1.B3;
    const register unsigned short int P7TSEL0 = 4;
    sbit  P7TSEL0_bit at CCPTMRS1.B4;
    const register unsigned short int P7TSEL1 = 5;
    sbit  P7TSEL1_bit at CCPTMRS1.B5;

sfr unsigned short volatile T2TMR            absolute 0x28C;
sfr unsigned short volatile TMR2             absolute 0x28C;
sfr unsigned short volatile T2PR             absolute 0x28D;
sfr unsigned short volatile PR2              absolute 0x28D;
sfr unsigned short volatile T2CON            absolute 0x28E;
    const register unsigned short int T2OUTPS0 = 0;
    sbit  T2OUTPS0_bit at T2CON.B0;
    const register unsigned short int T2OUTPS1 = 1;
    sbit  T2OUTPS1_bit at T2CON.B1;
    const register unsigned short int T2OUTPS2 = 2;
    sbit  T2OUTPS2_bit at T2CON.B2;
    const register unsigned short int T2OUTPS3 = 3;
    sbit  T2OUTPS3_bit at T2CON.B3;
    const register unsigned short int T2CKPS0 = 4;
    sbit  T2CKPS0_bit at T2CON.B4;
    const register unsigned short int T2CKPS1 = 5;
    sbit  T2CKPS1_bit at T2CON.B5;
    const register unsigned short int T2CKPS2 = 6;
    sbit  T2CKPS2_bit at T2CON.B6;
    const register unsigned short int T2ON = 7;
    sbit  T2ON_bit at T2CON.B7;
    const register unsigned short int TMR2ON = 7;
    sbit  TMR2ON_bit at T2CON.B7;

sfr unsigned short volatile T2HLT            absolute 0x28F;
    const register unsigned short int T2MODE0 = 0;
    sbit  T2MODE0_bit at T2HLT.B0;
    const register unsigned short int T2MODE1 = 1;
    sbit  T2MODE1_bit at T2HLT.B1;
    const register unsigned short int T2MODE2 = 2;
    sbit  T2MODE2_bit at T2HLT.B2;
    const register unsigned short int T2MODE3 = 3;
    sbit  T2MODE3_bit at T2HLT.B3;
    const register unsigned short int T2MODE4 = 4;
    sbit  T2MODE4_bit at T2HLT.B4;
    const register unsigned short int T2CKSYNC = 5;
    sbit  T2CKSYNC_bit at T2HLT.B5;
    const register unsigned short int T2CKPOL = 6;
    sbit  T2CKPOL_bit at T2HLT.B6;
    const register unsigned short int T2PSYNC = 7;
    sbit  T2PSYNC_bit at T2HLT.B7;

sfr unsigned short volatile T2CLKCON         absolute 0x290;
    const register unsigned short int T2CS0 = 0;
    sbit  T2CS0_bit at T2CLKCON.B0;
    const register unsigned short int T2CS1 = 1;
    sbit  T2CS1_bit at T2CLKCON.B1;
    const register unsigned short int T2CS2 = 2;
    sbit  T2CS2_bit at T2CLKCON.B2;
    const register unsigned short int T2CS3 = 3;
    sbit  T2CS3_bit at T2CLKCON.B3;

sfr unsigned short volatile T2CLK            absolute 0x290;
sfr unsigned short volatile T2RST            absolute 0x291;
    const register unsigned short int T2RSEL0 = 0;
    sbit  T2RSEL0_bit at T2RST.B0;
    const register unsigned short int T2RSEL1 = 1;
    sbit  T2RSEL1_bit at T2RST.B1;
    const register unsigned short int T2RSEL2 = 2;
    sbit  T2RSEL2_bit at T2RST.B2;
    const register unsigned short int T2RSEL3 = 3;
    sbit  T2RSEL3_bit at T2RST.B3;
    const register unsigned short int T2RSEL4 = 4;
    sbit  T2RSEL4_bit at T2RST.B4;

sfr unsigned short volatile T4TMR            absolute 0x292;
sfr unsigned short volatile TMR4             absolute 0x292;
sfr unsigned short volatile T4PR             absolute 0x293;
sfr unsigned short volatile PR4              absolute 0x293;
sfr unsigned short volatile T4CON            absolute 0x294;
    const register unsigned short int T4OUTPS0 = 0;
    sbit  T4OUTPS0_bit at T4CON.B0;
    const register unsigned short int T4OUTPS1 = 1;
    sbit  T4OUTPS1_bit at T4CON.B1;
    const register unsigned short int T4OUTPS2 = 2;
    sbit  T4OUTPS2_bit at T4CON.B2;
    const register unsigned short int T4OUTPS3 = 3;
    sbit  T4OUTPS3_bit at T4CON.B3;
    const register unsigned short int T4CKPS0 = 4;
    sbit  T4CKPS0_bit at T4CON.B4;
    const register unsigned short int T4CKPS1 = 5;
    sbit  T4CKPS1_bit at T4CON.B5;
    const register unsigned short int T4CKPS2 = 6;
    sbit  T4CKPS2_bit at T4CON.B6;
    const register unsigned short int T4ON = 7;
    sbit  T4ON_bit at T4CON.B7;
    const register unsigned short int TMR4ON = 7;
    sbit  TMR4ON_bit at T4CON.B7;

sfr unsigned short volatile T4HLT            absolute 0x295;
    const register unsigned short int T4MODE0 = 0;
    sbit  T4MODE0_bit at T4HLT.B0;
    const register unsigned short int T4MODE1 = 1;
    sbit  T4MODE1_bit at T4HLT.B1;
    const register unsigned short int T4MODE2 = 2;
    sbit  T4MODE2_bit at T4HLT.B2;
    const register unsigned short int T4MODE3 = 3;
    sbit  T4MODE3_bit at T4HLT.B3;
    const register unsigned short int T4MODE4 = 4;
    sbit  T4MODE4_bit at T4HLT.B4;
    const register unsigned short int T4CKSYNC = 5;
    sbit  T4CKSYNC_bit at T4HLT.B5;
    const register unsigned short int T4CKPOL = 6;
    sbit  T4CKPOL_bit at T4HLT.B6;
    const register unsigned short int T4PSYNC = 7;
    sbit  T4PSYNC_bit at T4HLT.B7;

sfr unsigned short volatile T4CLKCON         absolute 0x296;
    const register unsigned short int T4CS0 = 0;
    sbit  T4CS0_bit at T4CLKCON.B0;
    const register unsigned short int T4CS1 = 1;
    sbit  T4CS1_bit at T4CLKCON.B1;
    const register unsigned short int T4CS2 = 2;
    sbit  T4CS2_bit at T4CLKCON.B2;
    const register unsigned short int T4CS3 = 3;
    sbit  T4CS3_bit at T4CLKCON.B3;

sfr unsigned short volatile T4CLK            absolute 0x296;
sfr unsigned short volatile T4RST            absolute 0x297;
    const register unsigned short int T4RSEL0 = 0;
    sbit  T4RSEL0_bit at T4RST.B0;
    const register unsigned short int T4RSEL1 = 1;
    sbit  T4RSEL1_bit at T4RST.B1;
    const register unsigned short int T4RSEL2 = 2;
    sbit  T4RSEL2_bit at T4RST.B2;
    const register unsigned short int T4RSEL3 = 3;
    sbit  T4RSEL3_bit at T4RST.B3;
    const register unsigned short int T4RSEL4 = 4;
    sbit  T4RSEL4_bit at T4RST.B4;

sfr unsigned short volatile T6TMR            absolute 0x298;
sfr unsigned short volatile TMR6             absolute 0x298;
sfr unsigned short volatile T6PR             absolute 0x299;
sfr unsigned short volatile PR6              absolute 0x299;
sfr unsigned short volatile T6CON            absolute 0x29A;
    const register unsigned short int T6OUTPS0 = 0;
    sbit  T6OUTPS0_bit at T6CON.B0;
    const register unsigned short int T6OUTPS1 = 1;
    sbit  T6OUTPS1_bit at T6CON.B1;
    const register unsigned short int T6OUTPS2 = 2;
    sbit  T6OUTPS2_bit at T6CON.B2;
    const register unsigned short int T6OUTPS3 = 3;
    sbit  T6OUTPS3_bit at T6CON.B3;
    const register unsigned short int T6CKPS0 = 4;
    sbit  T6CKPS0_bit at T6CON.B4;
    const register unsigned short int T6CKPS1 = 5;
    sbit  T6CKPS1_bit at T6CON.B5;
    const register unsigned short int T6CKPS2 = 6;
    sbit  T6CKPS2_bit at T6CON.B6;
    const register unsigned short int T6ON = 7;
    sbit  T6ON_bit at T6CON.B7;
    const register unsigned short int TMR6ON = 7;
    sbit  TMR6ON_bit at T6CON.B7;

sfr unsigned short volatile T6HLT            absolute 0x29B;
    const register unsigned short int T6MODE0 = 0;
    sbit  T6MODE0_bit at T6HLT.B0;
    const register unsigned short int T6MODE1 = 1;
    sbit  T6MODE1_bit at T6HLT.B1;
    const register unsigned short int T6MODE2 = 2;
    sbit  T6MODE2_bit at T6HLT.B2;
    const register unsigned short int T6MODE3 = 3;
    sbit  T6MODE3_bit at T6HLT.B3;
    const register unsigned short int T6MODE4 = 4;
    sbit  T6MODE4_bit at T6HLT.B4;
    const register unsigned short int T6CKSYNC = 5;
    sbit  T6CKSYNC_bit at T6HLT.B5;
    const register unsigned short int T6CKPOL = 6;
    sbit  T6CKPOL_bit at T6HLT.B6;
    const register unsigned short int T6PSYNC = 7;
    sbit  T6PSYNC_bit at T6HLT.B7;

sfr unsigned short volatile T6CLKCON         absolute 0x29C;
    const register unsigned short int T6CS0 = 0;
    sbit  T6CS0_bit at T6CLKCON.B0;
    const register unsigned short int T6CS1 = 1;
    sbit  T6CS1_bit at T6CLKCON.B1;
    const register unsigned short int T6CS2 = 2;
    sbit  T6CS2_bit at T6CLKCON.B2;
    const register unsigned short int T6CS3 = 3;
    sbit  T6CS3_bit at T6CLKCON.B3;

sfr unsigned short volatile T6CLK            absolute 0x29C;
sfr unsigned short volatile T6RST            absolute 0x29D;
    const register unsigned short int T6RSEL0 = 0;
    sbit  T6RSEL0_bit at T6RST.B0;
    const register unsigned short int T6RSEL1 = 1;
    sbit  T6RSEL1_bit at T6RST.B1;
    const register unsigned short int T6RSEL2 = 2;
    sbit  T6RSEL2_bit at T6RST.B2;
    const register unsigned short int T6RSEL3 = 3;
    sbit  T6RSEL3_bit at T6RST.B3;
    const register unsigned short int T6RSEL4 = 4;
    sbit  T6RSEL4_bit at T6RST.B4;

sfr unsigned int   volatile CCPR1            absolute 0x30C;
sfr unsigned short volatile CCPR1L           absolute 0x30C;
sfr unsigned short volatile CCPR1H           absolute 0x30D;
sfr unsigned short volatile CCP1CON          absolute 0x30E;
    const register unsigned short int CCP1MODE0 = 0;
    sbit  CCP1MODE0_bit at CCP1CON.B0;
    const register unsigned short int CCP1MODE1 = 1;
    sbit  CCP1MODE1_bit at CCP1CON.B1;
    const register unsigned short int CCP1MODE2 = 2;
    sbit  CCP1MODE2_bit at CCP1CON.B2;
    const register unsigned short int CCP1MODE3 = 3;
    sbit  CCP1MODE3_bit at CCP1CON.B3;
    const register unsigned short int CCP1FMT = 4;
    sbit  CCP1FMT_bit at CCP1CON.B4;
    const register unsigned short int CCP1OUT = 5;
    sbit  CCP1OUT_bit at CCP1CON.B5;
    const register unsigned short int CCP1OE = 6;
    sbit  CCP1OE_bit at CCP1CON.B6;
    const register unsigned short int CCP1EN = 7;
    sbit  CCP1EN_bit at CCP1CON.B7;
    const register unsigned short int P1M0 = 6;
    sbit  P1M0_bit at CCP1CON.B6;
    const register unsigned short int P1M1 = 7;
    sbit  P1M1_bit at CCP1CON.B7;

sfr unsigned short volatile CCP1CAP          absolute 0x30F;
    const register unsigned short int CCP1CTS0 = 0;
    sbit  CCP1CTS0_bit at CCP1CAP.B0;
    const register unsigned short int CCP1CTS1 = 1;
    sbit  CCP1CTS1_bit at CCP1CAP.B1;
    const register unsigned short int CCP1CTS2 = 2;
    sbit  CCP1CTS2_bit at CCP1CAP.B2;

sfr unsigned int   volatile CCPR2            absolute 0x310;
sfr unsigned short volatile CCPR2L           absolute 0x310;
sfr unsigned short volatile CCPR2H           absolute 0x311;
sfr unsigned short volatile CCP2CON          absolute 0x312;
    const register unsigned short int CCP2MODE0 = 0;
    sbit  CCP2MODE0_bit at CCP2CON.B0;
    const register unsigned short int CCP2MODE1 = 1;
    sbit  CCP2MODE1_bit at CCP2CON.B1;
    const register unsigned short int CCP2MODE2 = 2;
    sbit  CCP2MODE2_bit at CCP2CON.B2;
    const register unsigned short int CCP2MODE3 = 3;
    sbit  CCP2MODE3_bit at CCP2CON.B3;
    const register unsigned short int CCP2FMT = 4;
    sbit  CCP2FMT_bit at CCP2CON.B4;
    const register unsigned short int CCP2OUT = 5;
    sbit  CCP2OUT_bit at CCP2CON.B5;
    const register unsigned short int CCP2OE = 6;
    sbit  CCP2OE_bit at CCP2CON.B6;
    const register unsigned short int CCP2EN = 7;
    sbit  CCP2EN_bit at CCP2CON.B7;
    const register unsigned short int P2M0 = 6;
    sbit  P2M0_bit at CCP2CON.B6;
    const register unsigned short int P2M1 = 7;
    sbit  P2M1_bit at CCP2CON.B7;

sfr unsigned short volatile CCP2CAP          absolute 0x313;
    const register unsigned short int CCP2CTS0 = 0;
    sbit  CCP2CTS0_bit at CCP2CAP.B0;
    const register unsigned short int CCP2CTS1 = 1;
    sbit  CCP2CTS1_bit at CCP2CAP.B1;
    const register unsigned short int CCP2CTS2 = 2;
    sbit  CCP2CTS2_bit at CCP2CAP.B2;

sfr unsigned int   volatile CCPR3            absolute 0x314;
sfr unsigned short volatile CCPR3L           absolute 0x314;
sfr unsigned short volatile CCPR3H           absolute 0x315;
sfr unsigned short volatile CCP3CON          absolute 0x316;
    const register unsigned short int CCP3MODE0 = 0;
    sbit  CCP3MODE0_bit at CCP3CON.B0;
    const register unsigned short int CCP3MODE1 = 1;
    sbit  CCP3MODE1_bit at CCP3CON.B1;
    const register unsigned short int CCP3MODE2 = 2;
    sbit  CCP3MODE2_bit at CCP3CON.B2;
    const register unsigned short int CCP3MODE3 = 3;
    sbit  CCP3MODE3_bit at CCP3CON.B3;
    const register unsigned short int CCP3FMT = 4;
    sbit  CCP3FMT_bit at CCP3CON.B4;
    const register unsigned short int CCP3OUT = 5;
    sbit  CCP3OUT_bit at CCP3CON.B5;
    const register unsigned short int CCP3OE = 6;
    sbit  CCP3OE_bit at CCP3CON.B6;
    const register unsigned short int CCP3EN = 7;
    sbit  CCP3EN_bit at CCP3CON.B7;
    const register unsigned short int P3M0 = 6;
    sbit  P3M0_bit at CCP3CON.B6;
    const register unsigned short int P3M1 = 7;
    sbit  P3M1_bit at CCP3CON.B7;

sfr unsigned short volatile CCP3CAP          absolute 0x317;
    const register unsigned short int CCP3CTS0 = 0;
    sbit  CCP3CTS0_bit at CCP3CAP.B0;
    const register unsigned short int CCP3CTS1 = 1;
    sbit  CCP3CTS1_bit at CCP3CAP.B1;
    const register unsigned short int CCP3CTS2 = 2;
    sbit  CCP3CTS2_bit at CCP3CAP.B2;

sfr unsigned int   volatile CCPR4            absolute 0x318;
sfr unsigned short volatile CCPR4L           absolute 0x318;
sfr unsigned short volatile CCPR4H           absolute 0x319;
sfr unsigned short volatile CCP4CON          absolute 0x31A;
    const register unsigned short int CCP4MODE0 = 0;
    sbit  CCP4MODE0_bit at CCP4CON.B0;
    const register unsigned short int CCP4MODE1 = 1;
    sbit  CCP4MODE1_bit at CCP4CON.B1;
    const register unsigned short int CCP4MODE2 = 2;
    sbit  CCP4MODE2_bit at CCP4CON.B2;
    const register unsigned short int CCP4MODE3 = 3;
    sbit  CCP4MODE3_bit at CCP4CON.B3;
    const register unsigned short int CCP4FMT = 4;
    sbit  CCP4FMT_bit at CCP4CON.B4;
    const register unsigned short int CCP4OUT = 5;
    sbit  CCP4OUT_bit at CCP4CON.B5;
    const register unsigned short int CCP4OE = 6;
    sbit  CCP4OE_bit at CCP4CON.B6;
    const register unsigned short int CCP4EN = 7;
    sbit  CCP4EN_bit at CCP4CON.B7;
    const register unsigned short int P4M0 = 6;
    sbit  P4M0_bit at CCP4CON.B6;
    const register unsigned short int P4M1 = 7;
    sbit  P4M1_bit at CCP4CON.B7;

sfr unsigned short volatile CCP4CAP          absolute 0x31B;
    const register unsigned short int CCP4CTS0 = 0;
    sbit  CCP4CTS0_bit at CCP4CAP.B0;
    const register unsigned short int CCP4CTS1 = 1;
    sbit  CCP4CTS1_bit at CCP4CAP.B1;
    const register unsigned short int CCP4CTS2 = 2;
    sbit  CCP4CTS2_bit at CCP4CAP.B2;

sfr unsigned int   volatile CCPR5            absolute 0x31C;
sfr unsigned short volatile CCPR5L           absolute 0x31C;
sfr unsigned short volatile CCPR5H           absolute 0x31D;
sfr unsigned short volatile CCP5CON          absolute 0x31E;
    const register unsigned short int CCP5MODE0 = 0;
    sbit  CCP5MODE0_bit at CCP5CON.B0;
    const register unsigned short int CCP5MODE1 = 1;
    sbit  CCP5MODE1_bit at CCP5CON.B1;
    const register unsigned short int CCP5MODE2 = 2;
    sbit  CCP5MODE2_bit at CCP5CON.B2;
    const register unsigned short int CCP5MODE3 = 3;
    sbit  CCP5MODE3_bit at CCP5CON.B3;
    const register unsigned short int CCP5FMT = 4;
    sbit  CCP5FMT_bit at CCP5CON.B4;
    const register unsigned short int CCP5OUT = 5;
    sbit  CCP5OUT_bit at CCP5CON.B5;
    const register unsigned short int CCP5OE = 6;
    sbit  CCP5OE_bit at CCP5CON.B6;
    const register unsigned short int CCP5EN = 7;
    sbit  CCP5EN_bit at CCP5CON.B7;
    const register unsigned short int P5M0 = 6;
    sbit  P5M0_bit at CCP5CON.B6;
    const register unsigned short int P5M1 = 7;
    sbit  P5M1_bit at CCP5CON.B7;

sfr unsigned short volatile CCP5CAP          absolute 0x31F;
    const register unsigned short int CCP5CTS0 = 0;
    sbit  CCP5CTS0_bit at CCP5CAP.B0;
    const register unsigned short int CCP5CTS1 = 1;
    sbit  CCP5CTS1_bit at CCP5CAP.B1;
    const register unsigned short int CCP5CTS2 = 2;
    sbit  CCP5CTS2_bit at CCP5CAP.B2;

sfr unsigned int   volatile PWM6DC           absolute 0x38C;
sfr unsigned short volatile PWM6DCL          absolute 0x38C;
    const register unsigned short int PWM6DC0 = 6;
    sbit  PWM6DC0_bit at PWM6DCL.B6;
    const register unsigned short int PWM6DC1 = 7;
    sbit  PWM6DC1_bit at PWM6DCL.B7;

sfr unsigned short volatile PWM6DCH          absolute 0x38D;
    const register unsigned short int PWM6DC2 = 0;
    sbit  PWM6DC2_bit at PWM6DCH.B0;
    const register unsigned short int PWM6DC3 = 1;
    sbit  PWM6DC3_bit at PWM6DCH.B1;
    const register unsigned short int PWM6DC4 = 2;
    sbit  PWM6DC4_bit at PWM6DCH.B2;
    const register unsigned short int PWM6DC5 = 3;
    sbit  PWM6DC5_bit at PWM6DCH.B3;
    const register unsigned short int PWM6DC6 = 4;
    sbit  PWM6DC6_bit at PWM6DCH.B4;
    const register unsigned short int PWM6DC7 = 5;
    sbit  PWM6DC7_bit at PWM6DCH.B5;
    const register unsigned short int PWM6DC8 = 6;
    sbit  PWM6DC8_bit at PWM6DCH.B6;
    const register unsigned short int PWM6DC9 = 7;
    sbit  PWM6DC9_bit at PWM6DCH.B7;

sfr unsigned short volatile PWM6CON          absolute 0x38E;
    const register unsigned short int PWM6POL = 4;
    sbit  PWM6POL_bit at PWM6CON.B4;
    const register unsigned short int PWM6OUT = 5;
    sbit  PWM6OUT_bit at PWM6CON.B5;
    const register unsigned short int PWM6EN = 7;
    sbit  PWM6EN_bit at PWM6CON.B7;

sfr unsigned int   volatile PWM7DC           absolute 0x390;
sfr unsigned short volatile PWM7DCL          absolute 0x390;
    const register unsigned short int PWM7DC0 = 6;
    sbit  PWM7DC0_bit at PWM7DCL.B6;
    const register unsigned short int PWM7DC1 = 7;
    sbit  PWM7DC1_bit at PWM7DCL.B7;

sfr unsigned short volatile PWM7DCH          absolute 0x391;
    const register unsigned short int PWM7DC2 = 0;
    sbit  PWM7DC2_bit at PWM7DCH.B0;
    const register unsigned short int PWM7DC3 = 1;
    sbit  PWM7DC3_bit at PWM7DCH.B1;
    const register unsigned short int PWM7DC4 = 2;
    sbit  PWM7DC4_bit at PWM7DCH.B2;
    const register unsigned short int PWM7DC5 = 3;
    sbit  PWM7DC5_bit at PWM7DCH.B3;
    const register unsigned short int PWM7DC6 = 4;
    sbit  PWM7DC6_bit at PWM7DCH.B4;
    const register unsigned short int PWM7DC7 = 5;
    sbit  PWM7DC7_bit at PWM7DCH.B5;
    const register unsigned short int PWM7DC8 = 6;
    sbit  PWM7DC8_bit at PWM7DCH.B6;
    const register unsigned short int PWM7DC9 = 7;
    sbit  PWM7DC9_bit at PWM7DCH.B7;

sfr unsigned short volatile PWM7CON          absolute 0x392;
    const register unsigned short int PWM7POL = 4;
    sbit  PWM7POL_bit at PWM7CON.B4;
    const register unsigned short int PWM7OUT = 5;
    sbit  PWM7OUT_bit at PWM7CON.B5;
    const register unsigned short int PWM7EN = 7;
    sbit  PWM7EN_bit at PWM7CON.B7;

sfr unsigned short volatile SCANLADRL        absolute 0x40C;
    const register unsigned short int LADR0 = 0;
    sbit  LADR0_bit at SCANLADRL.B0;
    const register unsigned short int LADR1 = 1;
    sbit  LADR1_bit at SCANLADRL.B1;
    const register unsigned short int LADR2 = 2;
    sbit  LADR2_bit at SCANLADRL.B2;
    const register unsigned short int LADR3 = 3;
    sbit  LADR3_bit at SCANLADRL.B3;
    const register unsigned short int LADR4 = 4;
    sbit  LADR4_bit at SCANLADRL.B4;
    const register unsigned short int LADR5 = 5;
    sbit  LADR5_bit at SCANLADRL.B5;
    const register unsigned short int LADR6 = 6;
    sbit  LADR6_bit at SCANLADRL.B6;
    const register unsigned short int LADR7 = 7;
    sbit  LADR7_bit at SCANLADRL.B7;
    const register unsigned short int SCANLADR0 = 0;
    sbit  SCANLADR0_bit at SCANLADRL.B0;
    const register unsigned short int SCANLADR1 = 1;
    sbit  SCANLADR1_bit at SCANLADRL.B1;
    const register unsigned short int SCANLADR2 = 2;
    sbit  SCANLADR2_bit at SCANLADRL.B2;
    const register unsigned short int SCANLADR3 = 3;
    sbit  SCANLADR3_bit at SCANLADRL.B3;
    const register unsigned short int SCANLADR4 = 4;
    sbit  SCANLADR4_bit at SCANLADRL.B4;
    const register unsigned short int SCANLADR5 = 5;
    sbit  SCANLADR5_bit at SCANLADRL.B5;
    const register unsigned short int SCANLADR6 = 6;
    sbit  SCANLADR6_bit at SCANLADRL.B6;
    const register unsigned short int SCANLADR7 = 7;
    sbit  SCANLADR7_bit at SCANLADRL.B7;

sfr unsigned short volatile SCANLADRH        absolute 0x40D;
    const register unsigned short int LADR8 = 0;
    sbit  LADR8_bit at SCANLADRH.B0;
    const register unsigned short int LADR9 = 1;
    sbit  LADR9_bit at SCANLADRH.B1;
    const register unsigned short int LADR10 = 2;
    sbit  LADR10_bit at SCANLADRH.B2;
    const register unsigned short int LADR11 = 3;
    sbit  LADR11_bit at SCANLADRH.B3;
    const register unsigned short int LADR12 = 4;
    sbit  LADR12_bit at SCANLADRH.B4;
    const register unsigned short int LADR13 = 5;
    sbit  LADR13_bit at SCANLADRH.B5;
    const register unsigned short int LADR14 = 6;
    sbit  LADR14_bit at SCANLADRH.B6;
    const register unsigned short int LADR15 = 7;
    sbit  LADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR10 = 2;
    sbit  SCANLADR10_bit at SCANLADRH.B2;
    const register unsigned short int SCANLADR11 = 3;
    sbit  SCANLADR11_bit at SCANLADRH.B3;
    const register unsigned short int SCANLADR12 = 4;
    sbit  SCANLADR12_bit at SCANLADRH.B4;
    const register unsigned short int SCANLADR13 = 5;
    sbit  SCANLADR13_bit at SCANLADRH.B5;
    const register unsigned short int SCANLADR14 = 6;
    sbit  SCANLADR14_bit at SCANLADRH.B6;
    const register unsigned short int SCANLADR15 = 7;
    sbit  SCANLADR15_bit at SCANLADRH.B7;
    const register unsigned short int SCANLADR8 = 0;
    sbit  SCANLADR8_bit at SCANLADRH.B0;
    const register unsigned short int SCANLADR9 = 1;
    sbit  SCANLADR9_bit at SCANLADRH.B1;

sfr unsigned short volatile SCANHADRL        absolute 0x40E;
    const register unsigned short int HADR0 = 0;
    sbit  HADR0_bit at SCANHADRL.B0;
    const register unsigned short int HADR1 = 1;
    sbit  HADR1_bit at SCANHADRL.B1;
    const register unsigned short int HADR2 = 2;
    sbit  HADR2_bit at SCANHADRL.B2;
    const register unsigned short int HADR3 = 3;
    sbit  HADR3_bit at SCANHADRL.B3;
    const register unsigned short int HADR4 = 4;
    sbit  HADR4_bit at SCANHADRL.B4;
    const register unsigned short int HADR5 = 5;
    sbit  HADR5_bit at SCANHADRL.B5;
    const register unsigned short int HADR6 = 6;
    sbit  HADR6_bit at SCANHADRL.B6;
    const register unsigned short int HADR7 = 7;
    sbit  HADR7_bit at SCANHADRL.B7;
    const register unsigned short int SCANHADR0 = 0;
    sbit  SCANHADR0_bit at SCANHADRL.B0;
    const register unsigned short int SCANHADR1 = 1;
    sbit  SCANHADR1_bit at SCANHADRL.B1;
    const register unsigned short int SCANHADR2 = 2;
    sbit  SCANHADR2_bit at SCANHADRL.B2;
    const register unsigned short int SCANHADR3 = 3;
    sbit  SCANHADR3_bit at SCANHADRL.B3;
    const register unsigned short int SCANHADR4 = 4;
    sbit  SCANHADR4_bit at SCANHADRL.B4;
    const register unsigned short int SCANHADR5 = 5;
    sbit  SCANHADR5_bit at SCANHADRL.B5;
    const register unsigned short int SCANHADR6 = 6;
    sbit  SCANHADR6_bit at SCANHADRL.B6;
    const register unsigned short int SCANHADR7 = 7;
    sbit  SCANHADR7_bit at SCANHADRL.B7;

sfr unsigned short volatile SCANHADRH        absolute 0x40F;
    const register unsigned short int HADR8 = 0;
    sbit  HADR8_bit at SCANHADRH.B0;
    const register unsigned short int HADR9 = 1;
    sbit  HADR9_bit at SCANHADRH.B1;
    const register unsigned short int HADR10 = 2;
    sbit  HADR10_bit at SCANHADRH.B2;
    const register unsigned short int HADR11 = 3;
    sbit  HADR11_bit at SCANHADRH.B3;
    const register unsigned short int HADR12 = 4;
    sbit  HADR12_bit at SCANHADRH.B4;
    const register unsigned short int HADR13 = 5;
    sbit  HADR13_bit at SCANHADRH.B5;
    const register unsigned short int HADR14 = 6;
    sbit  HADR14_bit at SCANHADRH.B6;
    const register unsigned short int HADR15 = 7;
    sbit  HADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR10 = 2;
    sbit  SCANHADR10_bit at SCANHADRH.B2;
    const register unsigned short int SCANHADR11 = 3;
    sbit  SCANHADR11_bit at SCANHADRH.B3;
    const register unsigned short int SCANHADR12 = 4;
    sbit  SCANHADR12_bit at SCANHADRH.B4;
    const register unsigned short int SCANHADR13 = 5;
    sbit  SCANHADR13_bit at SCANHADRH.B5;
    const register unsigned short int SCANHADR14 = 6;
    sbit  SCANHADR14_bit at SCANHADRH.B6;
    const register unsigned short int SCANHADR15 = 7;
    sbit  SCANHADR15_bit at SCANHADRH.B7;
    const register unsigned short int SCANHADR8 = 0;
    sbit  SCANHADR8_bit at SCANHADRH.B0;
    const register unsigned short int SCANHADR9 = 1;
    sbit  SCANHADR9_bit at SCANHADRH.B1;

sfr unsigned short volatile SCANCON0         absolute 0x410;
    const register unsigned short int SCANMODE0 = 0;
    sbit  SCANMODE0_bit at SCANCON0.B0;
    const register unsigned short int SCANMODE1 = 1;
    sbit  SCANMODE1_bit at SCANCON0.B1;
    const register unsigned short int INTM = 3;
    sbit  INTM_bit at SCANCON0.B3;
    const register unsigned short int DABORT = 4;
    sbit  DABORT_bit at SCANCON0.B4;
    const register unsigned short int SCANBUSY = 5;
    sbit  SCANBUSY_bit at SCANCON0.B5;
    const register unsigned short int SCANGO = 6;
    sbit  SCANGO_bit at SCANCON0.B6;
    const register unsigned short int SCANEN = 7;
    sbit  SCANEN_bit at SCANCON0.B7;
    const register unsigned short int INVALID = 4;
    sbit  INVALID_bit at SCANCON0.B4;
    const register unsigned short int SCANINTM = 3;
    sbit  SCANINTM_bit at SCANCON0.B3;
    const register unsigned short int SCANINVALID = 4;
    sbit  SCANINVALID_bit at SCANCON0.B4;

sfr unsigned short volatile SCANTRIG         absolute 0x411;
    const register unsigned short int SCANTSEL0 = 0;
    sbit  SCANTSEL0_bit at SCANTRIG.B0;
    const register unsigned short int SCANTSEL1 = 1;
    sbit  SCANTSEL1_bit at SCANTRIG.B1;
    const register unsigned short int SCANTSEL2 = 2;
    sbit  SCANTSEL2_bit at SCANTRIG.B2;
    const register unsigned short int SCANTSEL3 = 3;
    sbit  SCANTSEL3_bit at SCANTRIG.B3;
    const register unsigned short int TSEL0 = 0;
    sbit  TSEL0_bit at SCANTRIG.B0;
    const register unsigned short int TSEL1 = 1;
    sbit  TSEL1_bit at SCANTRIG.B1;
    const register unsigned short int TSEL2 = 2;
    sbit  TSEL2_bit at SCANTRIG.B2;
    const register unsigned short int TSEL3 = 3;
    sbit  TSEL3_bit at SCANTRIG.B3;

sfr unsigned int   volatile CRCDATA          absolute 0x416;
sfr unsigned short volatile CRCDATL          absolute 0x416;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at CRCDATL.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at CRCDATL.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at CRCDATL.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at CRCDATL.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at CRCDATL.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at CRCDATL.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at CRCDATL.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at CRCDATL.B7;

sfr unsigned short volatile CRCDATH          absolute 0x417;
    const register unsigned short int DATA8 = 0;
    sbit  DATA8_bit at CRCDATH.B0;
    const register unsigned short int DATA9 = 1;
    sbit  DATA9_bit at CRCDATH.B1;
    const register unsigned short int DATA10 = 2;
    sbit  DATA10_bit at CRCDATH.B2;
    const register unsigned short int DATA11 = 3;
    sbit  DATA11_bit at CRCDATH.B3;
    const register unsigned short int DATA12 = 4;
    sbit  DATA12_bit at CRCDATH.B4;
    const register unsigned short int DATA13 = 5;
    sbit  DATA13_bit at CRCDATH.B5;
    const register unsigned short int DATA14 = 6;
    sbit  DATA14_bit at CRCDATH.B6;
    const register unsigned short int DATA15 = 7;
    sbit  DATA15_bit at CRCDATH.B7;

sfr unsigned int   volatile CRCACC           absolute 0x418;
sfr unsigned short volatile CRCACCL          absolute 0x418;
    const register unsigned short int ACC0 = 0;
    sbit  ACC0_bit at CRCACCL.B0;
    const register unsigned short int ACC1 = 1;
    sbit  ACC1_bit at CRCACCL.B1;
    const register unsigned short int ACC2 = 2;
    sbit  ACC2_bit at CRCACCL.B2;
    const register unsigned short int ACC3 = 3;
    sbit  ACC3_bit at CRCACCL.B3;
    const register unsigned short int ACC4 = 4;
    sbit  ACC4_bit at CRCACCL.B4;
    const register unsigned short int ACC5 = 5;
    sbit  ACC5_bit at CRCACCL.B5;
    const register unsigned short int ACC6 = 6;
    sbit  ACC6_bit at CRCACCL.B6;
    const register unsigned short int ACC7 = 7;
    sbit  ACC7_bit at CRCACCL.B7;

sfr unsigned short volatile CRCACCH          absolute 0x419;
    const register unsigned short int ACC8 = 0;
    sbit  ACC8_bit at CRCACCH.B0;
    const register unsigned short int ACC9 = 1;
    sbit  ACC9_bit at CRCACCH.B1;
    const register unsigned short int ACC10 = 2;
    sbit  ACC10_bit at CRCACCH.B2;
    const register unsigned short int ACC11 = 3;
    sbit  ACC11_bit at CRCACCH.B3;
    const register unsigned short int ACC12 = 4;
    sbit  ACC12_bit at CRCACCH.B4;
    const register unsigned short int ACC13 = 5;
    sbit  ACC13_bit at CRCACCH.B5;
    const register unsigned short int ACC14 = 6;
    sbit  ACC14_bit at CRCACCH.B6;
    const register unsigned short int ACC15 = 7;
    sbit  ACC15_bit at CRCACCH.B7;

sfr unsigned int   volatile CRCSHFT          absolute 0x41A;
sfr unsigned short volatile CRCSHIFTL        absolute 0x41A;
    const register unsigned short int SHFT0 = 0;
    sbit  SHFT0_bit at CRCSHIFTL.B0;
    const register unsigned short int SHFT1 = 1;
    sbit  SHFT1_bit at CRCSHIFTL.B1;
    const register unsigned short int SHFT2 = 2;
    sbit  SHFT2_bit at CRCSHIFTL.B2;
    const register unsigned short int SHFT3 = 3;
    sbit  SHFT3_bit at CRCSHIFTL.B3;
    const register unsigned short int SHFT4 = 4;
    sbit  SHFT4_bit at CRCSHIFTL.B4;
    const register unsigned short int SHFT5 = 5;
    sbit  SHFT5_bit at CRCSHIFTL.B5;
    const register unsigned short int SHFT6 = 6;
    sbit  SHFT6_bit at CRCSHIFTL.B6;
    const register unsigned short int SHFT7 = 7;
    sbit  SHFT7_bit at CRCSHIFTL.B7;

sfr unsigned short volatile CRCSHIFTH        absolute 0x41B;
    const register unsigned short int SHFT8 = 0;
    sbit  SHFT8_bit at CRCSHIFTH.B0;
    const register unsigned short int SHFT9 = 1;
    sbit  SHFT9_bit at CRCSHIFTH.B1;
    const register unsigned short int SHFT10 = 2;
    sbit  SHFT10_bit at CRCSHIFTH.B2;
    const register unsigned short int SHFT11 = 3;
    sbit  SHFT11_bit at CRCSHIFTH.B3;
    const register unsigned short int SHFT12 = 4;
    sbit  SHFT12_bit at CRCSHIFTH.B4;
    const register unsigned short int SHFT13 = 5;
    sbit  SHFT13_bit at CRCSHIFTH.B5;
    const register unsigned short int SHFT14 = 6;
    sbit  SHFT14_bit at CRCSHIFTH.B6;
    const register unsigned short int SHFT15 = 7;
    sbit  SHFT15_bit at CRCSHIFTH.B7;

sfr unsigned int   volatile CRCXOR           absolute 0x41C;
sfr unsigned short volatile CRCXORL          absolute 0x41C;
    const register unsigned short int X1 = 1;
    sbit  X1_bit at CRCXORL.B1;
    const register unsigned short int X2 = 2;
    sbit  X2_bit at CRCXORL.B2;
    const register unsigned short int X3 = 3;
    sbit  X3_bit at CRCXORL.B3;
    const register unsigned short int X4 = 4;
    sbit  X4_bit at CRCXORL.B4;
    const register unsigned short int X5 = 5;
    sbit  X5_bit at CRCXORL.B5;
    const register unsigned short int X6 = 6;
    sbit  X6_bit at CRCXORL.B6;
    const register unsigned short int X7 = 7;
    sbit  X7_bit at CRCXORL.B7;

sfr unsigned short volatile CRCXORH          absolute 0x41D;
    const register unsigned short int X8 = 0;
    sbit  X8_bit at CRCXORH.B0;
    const register unsigned short int X9 = 1;
    sbit  X9_bit at CRCXORH.B1;
    const register unsigned short int X10 = 2;
    sbit  X10_bit at CRCXORH.B2;
    const register unsigned short int X11 = 3;
    sbit  X11_bit at CRCXORH.B3;
    const register unsigned short int X12 = 4;
    sbit  X12_bit at CRCXORH.B4;
    const register unsigned short int X13 = 5;
    sbit  X13_bit at CRCXORH.B5;
    const register unsigned short int X14 = 6;
    sbit  X14_bit at CRCXORH.B6;
    const register unsigned short int X15 = 7;
    sbit  X15_bit at CRCXORH.B7;

sfr unsigned short volatile CRCCON0          absolute 0x41E;
    const register unsigned short int FULL = 0;
    sbit  FULL_bit at CRCCON0.B0;
    const register unsigned short int SHIFTM = 1;
    sbit  SHIFTM_bit at CRCCON0.B1;
    const register unsigned short int ACCM = 4;
    sbit  ACCM_bit at CRCCON0.B4;
    const register unsigned short int CRCGO = 6;
    sbit  CRCGO_bit at CRCCON0.B6;
    const register unsigned short int CRCEN = 7;
    sbit  CRCEN_bit at CRCCON0.B7;

sfr unsigned short volatile CRCCON1          absolute 0x41F;
    const register unsigned short int PLEN0 = 0;
    sbit  PLEN0_bit at CRCCON1.B0;
    const register unsigned short int PLEN1 = 1;
    sbit  PLEN1_bit at CRCCON1.B1;
    const register unsigned short int PLEN2 = 2;
    sbit  PLEN2_bit at CRCCON1.B2;
    const register unsigned short int PLEN3 = 3;
    sbit  PLEN3_bit at CRCCON1.B3;
    const register unsigned short int DLEN0 = 4;
    sbit  DLEN0_bit at CRCCON1.B4;
    const register unsigned short int DLEN1 = 5;
    sbit  DLEN1_bit at CRCCON1.B5;
    const register unsigned short int DLEN2 = 6;
    sbit  DLEN2_bit at CRCCON1.B6;
    const register unsigned short int DLEN3 = 7;
    sbit  DLEN3_bit at CRCCON1.B7;

sfr unsigned short volatile SMT1TMRL         absolute 0x48C;
    const register unsigned short int SMT1TMR0 = 0;
    sbit  SMT1TMR0_bit at SMT1TMRL.B0;
    const register unsigned short int SMT1TMR1 = 1;
    sbit  SMT1TMR1_bit at SMT1TMRL.B1;
    const register unsigned short int SMT1TMR2 = 2;
    sbit  SMT1TMR2_bit at SMT1TMRL.B2;
    const register unsigned short int SMT1TMR3 = 3;
    sbit  SMT1TMR3_bit at SMT1TMRL.B3;
    const register unsigned short int SMT1TMR4 = 4;
    sbit  SMT1TMR4_bit at SMT1TMRL.B4;
    const register unsigned short int SMT1TMR5 = 5;
    sbit  SMT1TMR5_bit at SMT1TMRL.B5;
    const register unsigned short int SMT1TMR6 = 6;
    sbit  SMT1TMR6_bit at SMT1TMRL.B6;
    const register unsigned short int SMT1TMR7 = 7;
    sbit  SMT1TMR7_bit at SMT1TMRL.B7;

sfr unsigned short volatile SMT1TMRH         absolute 0x48D;
    const register unsigned short int SMT1TMR8 = 0;
    sbit  SMT1TMR8_bit at SMT1TMRH.B0;
    const register unsigned short int SMT1TMR9 = 1;
    sbit  SMT1TMR9_bit at SMT1TMRH.B1;
    const register unsigned short int SMT1TMR10 = 2;
    sbit  SMT1TMR10_bit at SMT1TMRH.B2;
    const register unsigned short int SMT1TMR11 = 3;
    sbit  SMT1TMR11_bit at SMT1TMRH.B3;
    const register unsigned short int SMT1TMR12 = 4;
    sbit  SMT1TMR12_bit at SMT1TMRH.B4;
    const register unsigned short int SMT1TMR13 = 5;
    sbit  SMT1TMR13_bit at SMT1TMRH.B5;
    const register unsigned short int SMT1TMR14 = 6;
    sbit  SMT1TMR14_bit at SMT1TMRH.B6;
    const register unsigned short int SMT1TMR15 = 7;
    sbit  SMT1TMR15_bit at SMT1TMRH.B7;

sfr unsigned short volatile SMT1TMRU         absolute 0x48E;
    const register unsigned short int SMT1TMR16 = 0;
    sbit  SMT1TMR16_bit at SMT1TMRU.B0;
    const register unsigned short int SMT1TMR17 = 1;
    sbit  SMT1TMR17_bit at SMT1TMRU.B1;
    const register unsigned short int SMT1TMR18 = 2;
    sbit  SMT1TMR18_bit at SMT1TMRU.B2;
    const register unsigned short int SMT1TMR19 = 3;
    sbit  SMT1TMR19_bit at SMT1TMRU.B3;
    const register unsigned short int SMT1TMR20 = 4;
    sbit  SMT1TMR20_bit at SMT1TMRU.B4;
    const register unsigned short int SMT1TMR21 = 5;
    sbit  SMT1TMR21_bit at SMT1TMRU.B5;
    const register unsigned short int SMT1TMR22 = 6;
    sbit  SMT1TMR22_bit at SMT1TMRU.B6;
    const register unsigned short int SMT1TMR23 = 7;
    sbit  SMT1TMR23_bit at SMT1TMRU.B7;

sfr unsigned short volatile SMT1CPRL         absolute 0x48F;
    const register unsigned short int SMT1CPR0 = 0;
    sbit  SMT1CPR0_bit at SMT1CPRL.B0;
    const register unsigned short int SMT1CPR1 = 1;
    sbit  SMT1CPR1_bit at SMT1CPRL.B1;
    const register unsigned short int SMT1CPR2 = 2;
    sbit  SMT1CPR2_bit at SMT1CPRL.B2;
    const register unsigned short int SMT1CPR3 = 3;
    sbit  SMT1CPR3_bit at SMT1CPRL.B3;
    const register unsigned short int SMT1CPR4 = 4;
    sbit  SMT1CPR4_bit at SMT1CPRL.B4;
    const register unsigned short int SMT1CPR5 = 5;
    sbit  SMT1CPR5_bit at SMT1CPRL.B5;
    const register unsigned short int SMT1CPR6 = 6;
    sbit  SMT1CPR6_bit at SMT1CPRL.B6;
    const register unsigned short int SMT1CPR7 = 7;
    sbit  SMT1CPR7_bit at SMT1CPRL.B7;

sfr unsigned short volatile SMT1CPRH         absolute 0x490;
    const register unsigned short int SMT1CPR8 = 0;
    sbit  SMT1CPR8_bit at SMT1CPRH.B0;
    const register unsigned short int SMT1CPR9 = 1;
    sbit  SMT1CPR9_bit at SMT1CPRH.B1;
    const register unsigned short int SMT1CPR10 = 2;
    sbit  SMT1CPR10_bit at SMT1CPRH.B2;
    const register unsigned short int SMT1CPR11 = 3;
    sbit  SMT1CPR11_bit at SMT1CPRH.B3;
    const register unsigned short int SMT1CPR12 = 4;
    sbit  SMT1CPR12_bit at SMT1CPRH.B4;
    const register unsigned short int SMT1CPR13 = 5;
    sbit  SMT1CPR13_bit at SMT1CPRH.B5;
    const register unsigned short int SMT1CPR14 = 6;
    sbit  SMT1CPR14_bit at SMT1CPRH.B6;
    const register unsigned short int SMT1CPR15 = 7;
    sbit  SMT1CPR15_bit at SMT1CPRH.B7;

sfr unsigned short volatile SMT1CPRU         absolute 0x491;
    const register unsigned short int SMT1CPR16 = 0;
    sbit  SMT1CPR16_bit at SMT1CPRU.B0;
    const register unsigned short int SMT1CPR17 = 1;
    sbit  SMT1CPR17_bit at SMT1CPRU.B1;
    const register unsigned short int SMT1CPR18 = 2;
    sbit  SMT1CPR18_bit at SMT1CPRU.B2;
    const register unsigned short int SMT1CPR19 = 3;
    sbit  SMT1CPR19_bit at SMT1CPRU.B3;
    const register unsigned short int SMT1CPR20 = 4;
    sbit  SMT1CPR20_bit at SMT1CPRU.B4;
    const register unsigned short int SMT1CPR21 = 5;
    sbit  SMT1CPR21_bit at SMT1CPRU.B5;
    const register unsigned short int SMT1CPR22 = 6;
    sbit  SMT1CPR22_bit at SMT1CPRU.B6;
    const register unsigned short int SMT1CPR23 = 7;
    sbit  SMT1CPR23_bit at SMT1CPRU.B7;

sfr unsigned short volatile SMT1CPWL         absolute 0x492;
    const register unsigned short int SMT1CPW0 = 0;
    sbit  SMT1CPW0_bit at SMT1CPWL.B0;
    const register unsigned short int SMT1CPW1 = 1;
    sbit  SMT1CPW1_bit at SMT1CPWL.B1;
    const register unsigned short int SMT1CPW2 = 2;
    sbit  SMT1CPW2_bit at SMT1CPWL.B2;
    const register unsigned short int SMT1CPW3 = 3;
    sbit  SMT1CPW3_bit at SMT1CPWL.B3;
    const register unsigned short int SMT1CPW4 = 4;
    sbit  SMT1CPW4_bit at SMT1CPWL.B4;
    const register unsigned short int SMT1CPW5 = 5;
    sbit  SMT1CPW5_bit at SMT1CPWL.B5;
    const register unsigned short int SMT1CPW6 = 6;
    sbit  SMT1CPW6_bit at SMT1CPWL.B6;
    const register unsigned short int SMT1CPW7 = 7;
    sbit  SMT1CPW7_bit at SMT1CPWL.B7;

sfr unsigned short volatile SMT1CPWH         absolute 0x493;
    const register unsigned short int SMT1CPW8 = 0;
    sbit  SMT1CPW8_bit at SMT1CPWH.B0;
    const register unsigned short int SMT1CPW9 = 1;
    sbit  SMT1CPW9_bit at SMT1CPWH.B1;
    const register unsigned short int SMT1CPW10 = 2;
    sbit  SMT1CPW10_bit at SMT1CPWH.B2;
    const register unsigned short int SMT1CPW11 = 3;
    sbit  SMT1CPW11_bit at SMT1CPWH.B3;
    const register unsigned short int SMT1CPW12 = 4;
    sbit  SMT1CPW12_bit at SMT1CPWH.B4;
    const register unsigned short int SMT1CPW13 = 5;
    sbit  SMT1CPW13_bit at SMT1CPWH.B5;
    const register unsigned short int SMT1CPW14 = 6;
    sbit  SMT1CPW14_bit at SMT1CPWH.B6;
    const register unsigned short int SMT1CPW15 = 7;
    sbit  SMT1CPW15_bit at SMT1CPWH.B7;

sfr unsigned short volatile SMT1CPWU         absolute 0x494;
    const register unsigned short int SMT1CPW16 = 0;
    sbit  SMT1CPW16_bit at SMT1CPWU.B0;
    const register unsigned short int SMT1CPW17 = 1;
    sbit  SMT1CPW17_bit at SMT1CPWU.B1;
    const register unsigned short int SMT1CPW18 = 2;
    sbit  SMT1CPW18_bit at SMT1CPWU.B2;
    const register unsigned short int SMT1CPW19 = 3;
    sbit  SMT1CPW19_bit at SMT1CPWU.B3;
    const register unsigned short int SMT1CPW20 = 4;
    sbit  SMT1CPW20_bit at SMT1CPWU.B4;
    const register unsigned short int SMT1CPW21 = 5;
    sbit  SMT1CPW21_bit at SMT1CPWU.B5;
    const register unsigned short int SMT1CPW22 = 6;
    sbit  SMT1CPW22_bit at SMT1CPWU.B6;
    const register unsigned short int SMT1CPW23 = 7;
    sbit  SMT1CPW23_bit at SMT1CPWU.B7;

sfr unsigned short volatile SMT1PRL          absolute 0x495;
    const register unsigned short int SMT1PR0 = 0;
    sbit  SMT1PR0_bit at SMT1PRL.B0;
    const register unsigned short int SMT1PR1 = 1;
    sbit  SMT1PR1_bit at SMT1PRL.B1;
    const register unsigned short int SMT1PR2 = 2;
    sbit  SMT1PR2_bit at SMT1PRL.B2;
    const register unsigned short int SMT1PR3 = 3;
    sbit  SMT1PR3_bit at SMT1PRL.B3;
    const register unsigned short int SMT1PR4 = 4;
    sbit  SMT1PR4_bit at SMT1PRL.B4;
    const register unsigned short int SMT1PR5 = 5;
    sbit  SMT1PR5_bit at SMT1PRL.B5;
    const register unsigned short int SMT1PR6 = 6;
    sbit  SMT1PR6_bit at SMT1PRL.B6;
    const register unsigned short int SMT1PR7 = 7;
    sbit  SMT1PR7_bit at SMT1PRL.B7;

sfr unsigned short volatile SMT1PRH          absolute 0x496;
    const register unsigned short int SMT1PR8 = 0;
    sbit  SMT1PR8_bit at SMT1PRH.B0;
    const register unsigned short int SMT1PR9 = 1;
    sbit  SMT1PR9_bit at SMT1PRH.B1;
    const register unsigned short int SMT1PR10 = 2;
    sbit  SMT1PR10_bit at SMT1PRH.B2;
    const register unsigned short int SMT1PR11 = 3;
    sbit  SMT1PR11_bit at SMT1PRH.B3;
    const register unsigned short int SMT1PR12 = 4;
    sbit  SMT1PR12_bit at SMT1PRH.B4;
    const register unsigned short int SMT1PR13 = 5;
    sbit  SMT1PR13_bit at SMT1PRH.B5;
    const register unsigned short int SMT1PR14 = 6;
    sbit  SMT1PR14_bit at SMT1PRH.B6;
    const register unsigned short int SMT1PR15 = 7;
    sbit  SMT1PR15_bit at SMT1PRH.B7;

sfr unsigned short volatile SMT1PRU          absolute 0x497;
    const register unsigned short int SMT1PR16 = 0;
    sbit  SMT1PR16_bit at SMT1PRU.B0;
    const register unsigned short int SMT1PR17 = 1;
    sbit  SMT1PR17_bit at SMT1PRU.B1;
    const register unsigned short int SMT1PR18 = 2;
    sbit  SMT1PR18_bit at SMT1PRU.B2;
    const register unsigned short int SMT1PR19 = 3;
    sbit  SMT1PR19_bit at SMT1PRU.B3;
    const register unsigned short int SMT1PR20 = 4;
    sbit  SMT1PR20_bit at SMT1PRU.B4;
    const register unsigned short int SMT1PR21 = 5;
    sbit  SMT1PR21_bit at SMT1PRU.B5;
    const register unsigned short int SMT1PR22 = 6;
    sbit  SMT1PR22_bit at SMT1PRU.B6;
    const register unsigned short int SMT1PR23 = 7;
    sbit  SMT1PR23_bit at SMT1PRU.B7;

sfr unsigned short volatile SMT1CON0         absolute 0x498;
    const register unsigned short int SMT1PS0 = 0;
    sbit  SMT1PS0_bit at SMT1CON0.B0;
    const register unsigned short int SMT1PS1 = 1;
    sbit  SMT1PS1_bit at SMT1CON0.B1;
    const register unsigned short int SMT1CPOL = 2;
    sbit  SMT1CPOL_bit at SMT1CON0.B2;
    const register unsigned short int SMT1SPOL = 3;
    sbit  SMT1SPOL_bit at SMT1CON0.B3;
    const register unsigned short int SMT1WOL = 4;
    sbit  SMT1WOL_bit at SMT1CON0.B4;
    const register unsigned short int SMT1STP = 5;
    sbit  SMT1STP_bit at SMT1CON0.B5;
    const register unsigned short int SMT1EN = 7;
    sbit  SMT1EN_bit at SMT1CON0.B7;

sfr unsigned short volatile SMT1CON1         absolute 0x499;
    const register unsigned short int SMT1REPEAT = 6;
    sbit  SMT1REPEAT_bit at SMT1CON1.B6;
    const register unsigned short int SMT1GO = 7;
    sbit  SMT1GO_bit at SMT1CON1.B7;

sfr unsigned short volatile SMT1STAT         absolute 0x49A;
    const register unsigned short int SMT1AS = 0;
    sbit  SMT1AS_bit at SMT1STAT.B0;
    const register unsigned short int SMT1WS = 1;
    sbit  SMT1WS_bit at SMT1STAT.B1;
    const register unsigned short int SMT1TS = 2;
    sbit  SMT1TS_bit at SMT1STAT.B2;
    const register unsigned short int SMT1RESET = 5;
    sbit  SMT1RESET_bit at SMT1STAT.B5;
    const register unsigned short int SMT1CPWUP = 6;
    sbit  SMT1CPWUP_bit at SMT1STAT.B6;
    const register unsigned short int SMT1CPRUP = 7;
    sbit  SMT1CPRUP_bit at SMT1STAT.B7;
    const register unsigned short int SMT1RST = 5;
    sbit  SMT1RST_bit at SMT1STAT.B5;

sfr unsigned short volatile SMT1CLK          absolute 0x49B;
    const register unsigned short int SMT1CSEL0 = 0;
    sbit  SMT1CSEL0_bit at SMT1CLK.B0;
    const register unsigned short int SMT1CSEL1 = 1;
    sbit  SMT1CSEL1_bit at SMT1CLK.B1;
    const register unsigned short int SMT1CSEL2 = 2;
    sbit  SMT1CSEL2_bit at SMT1CLK.B2;

sfr unsigned short volatile SMT1SIG          absolute 0x49C;
    const register unsigned short int SMT1SSEL0 = 0;
    sbit  SMT1SSEL0_bit at SMT1SIG.B0;
    const register unsigned short int SMT1SSEL1 = 1;
    sbit  SMT1SSEL1_bit at SMT1SIG.B1;
    const register unsigned short int SMT1SSEL2 = 2;
    sbit  SMT1SSEL2_bit at SMT1SIG.B2;
    const register unsigned short int SMT1SSEL3 = 3;
    sbit  SMT1SSEL3_bit at SMT1SIG.B3;
    const register unsigned short int SMT1SSEL4 = 4;
    sbit  SMT1SSEL4_bit at SMT1SIG.B4;

sfr unsigned short volatile SMT1WIN          absolute 0x49D;
    const register unsigned short int SMT1WSEL0 = 0;
    sbit  SMT1WSEL0_bit at SMT1WIN.B0;
    const register unsigned short int SMT1WSEL1 = 1;
    sbit  SMT1WSEL1_bit at SMT1WIN.B1;
    const register unsigned short int SMT1WSEL2 = 2;
    sbit  SMT1WSEL2_bit at SMT1WIN.B2;
    const register unsigned short int SMT1WSEL3 = 3;
    sbit  SMT1WSEL3_bit at SMT1WIN.B3;
    const register unsigned short int SMT1WSEL4 = 4;
    sbit  SMT1WSEL4_bit at SMT1WIN.B4;

sfr unsigned short volatile SMT2TMRL         absolute 0x50C;
    const register unsigned short int SMT2TMR0 = 0;
    sbit  SMT2TMR0_bit at SMT2TMRL.B0;
    const register unsigned short int SMT2TMR1 = 1;
    sbit  SMT2TMR1_bit at SMT2TMRL.B1;
    const register unsigned short int SMT2TMR2 = 2;
    sbit  SMT2TMR2_bit at SMT2TMRL.B2;
    const register unsigned short int SMT2TMR3 = 3;
    sbit  SMT2TMR3_bit at SMT2TMRL.B3;
    const register unsigned short int SMT2TMR4 = 4;
    sbit  SMT2TMR4_bit at SMT2TMRL.B4;
    const register unsigned short int SMT2TMR5 = 5;
    sbit  SMT2TMR5_bit at SMT2TMRL.B5;
    const register unsigned short int SMT2TMR6 = 6;
    sbit  SMT2TMR6_bit at SMT2TMRL.B6;
    const register unsigned short int SMT2TMR7 = 7;
    sbit  SMT2TMR7_bit at SMT2TMRL.B7;

sfr unsigned short volatile SMT2TMRH         absolute 0x50D;
    const register unsigned short int SMT2TMR8 = 0;
    sbit  SMT2TMR8_bit at SMT2TMRH.B0;
    const register unsigned short int SMT2TMR9 = 1;
    sbit  SMT2TMR9_bit at SMT2TMRH.B1;
    const register unsigned short int SMT2TMR10 = 2;
    sbit  SMT2TMR10_bit at SMT2TMRH.B2;
    const register unsigned short int SMT2TMR11 = 3;
    sbit  SMT2TMR11_bit at SMT2TMRH.B3;
    const register unsigned short int SMT2TMR12 = 4;
    sbit  SMT2TMR12_bit at SMT2TMRH.B4;
    const register unsigned short int SMT2TMR13 = 5;
    sbit  SMT2TMR13_bit at SMT2TMRH.B5;
    const register unsigned short int SMT2TMR14 = 6;
    sbit  SMT2TMR14_bit at SMT2TMRH.B6;
    const register unsigned short int SMT2TMR15 = 7;
    sbit  SMT2TMR15_bit at SMT2TMRH.B7;

sfr unsigned short volatile SMT2TMRU         absolute 0x50E;
    const register unsigned short int SMT2TMR16 = 0;
    sbit  SMT2TMR16_bit at SMT2TMRU.B0;
    const register unsigned short int SMT2TMR17 = 1;
    sbit  SMT2TMR17_bit at SMT2TMRU.B1;
    const register unsigned short int SMT2TMR18 = 2;
    sbit  SMT2TMR18_bit at SMT2TMRU.B2;
    const register unsigned short int SMT2TMR19 = 3;
    sbit  SMT2TMR19_bit at SMT2TMRU.B3;
    const register unsigned short int SMT2TMR20 = 4;
    sbit  SMT2TMR20_bit at SMT2TMRU.B4;
    const register unsigned short int SMT2TMR21 = 5;
    sbit  SMT2TMR21_bit at SMT2TMRU.B5;
    const register unsigned short int SMT2TMR22 = 6;
    sbit  SMT2TMR22_bit at SMT2TMRU.B6;
    const register unsigned short int SMT2TMR23 = 7;
    sbit  SMT2TMR23_bit at SMT2TMRU.B7;

sfr unsigned short volatile SMT2CPRL         absolute 0x50F;
    const register unsigned short int SMT2CPR0 = 0;
    sbit  SMT2CPR0_bit at SMT2CPRL.B0;
    const register unsigned short int SMT2CPR1 = 1;
    sbit  SMT2CPR1_bit at SMT2CPRL.B1;
    const register unsigned short int SMT2CPR2 = 2;
    sbit  SMT2CPR2_bit at SMT2CPRL.B2;
    const register unsigned short int SMT2CPR3 = 3;
    sbit  SMT2CPR3_bit at SMT2CPRL.B3;
    const register unsigned short int SMT2CPR4 = 4;
    sbit  SMT2CPR4_bit at SMT2CPRL.B4;
    const register unsigned short int SMT2CPR5 = 5;
    sbit  SMT2CPR5_bit at SMT2CPRL.B5;
    const register unsigned short int SMT2CPR6 = 6;
    sbit  SMT2CPR6_bit at SMT2CPRL.B6;
    const register unsigned short int SMT2CPR7 = 7;
    sbit  SMT2CPR7_bit at SMT2CPRL.B7;

sfr unsigned short volatile SMT2CPRH         absolute 0x510;
    const register unsigned short int SMT2CPR8 = 0;
    sbit  SMT2CPR8_bit at SMT2CPRH.B0;
    const register unsigned short int SMT2CPR9 = 1;
    sbit  SMT2CPR9_bit at SMT2CPRH.B1;
    const register unsigned short int SMT2CPR10 = 2;
    sbit  SMT2CPR10_bit at SMT2CPRH.B2;
    const register unsigned short int SMT2CPR11 = 3;
    sbit  SMT2CPR11_bit at SMT2CPRH.B3;
    const register unsigned short int SMT2CPR12 = 4;
    sbit  SMT2CPR12_bit at SMT2CPRH.B4;
    const register unsigned short int SMT2CPR13 = 5;
    sbit  SMT2CPR13_bit at SMT2CPRH.B5;
    const register unsigned short int SMT2CPR14 = 6;
    sbit  SMT2CPR14_bit at SMT2CPRH.B6;
    const register unsigned short int SMT2CPR15 = 7;
    sbit  SMT2CPR15_bit at SMT2CPRH.B7;

sfr unsigned short volatile SMT2CPRU         absolute 0x511;
    const register unsigned short int SMT2CPR16 = 0;
    sbit  SMT2CPR16_bit at SMT2CPRU.B0;
    const register unsigned short int SMT2CPR17 = 1;
    sbit  SMT2CPR17_bit at SMT2CPRU.B1;
    const register unsigned short int SMT2CPR18 = 2;
    sbit  SMT2CPR18_bit at SMT2CPRU.B2;
    const register unsigned short int SMT2CPR19 = 3;
    sbit  SMT2CPR19_bit at SMT2CPRU.B3;
    const register unsigned short int SMT2CPR20 = 4;
    sbit  SMT2CPR20_bit at SMT2CPRU.B4;
    const register unsigned short int SMT2CPR21 = 5;
    sbit  SMT2CPR21_bit at SMT2CPRU.B5;
    const register unsigned short int SMT2CPR22 = 6;
    sbit  SMT2CPR22_bit at SMT2CPRU.B6;
    const register unsigned short int SMT2CPR23 = 7;
    sbit  SMT2CPR23_bit at SMT2CPRU.B7;

sfr unsigned short volatile SMT2CPWL         absolute 0x512;
    const register unsigned short int SMT2CPW0 = 0;
    sbit  SMT2CPW0_bit at SMT2CPWL.B0;
    const register unsigned short int SMT2CPW1 = 1;
    sbit  SMT2CPW1_bit at SMT2CPWL.B1;
    const register unsigned short int SMT2CPW2 = 2;
    sbit  SMT2CPW2_bit at SMT2CPWL.B2;
    const register unsigned short int SMT2CPW3 = 3;
    sbit  SMT2CPW3_bit at SMT2CPWL.B3;
    const register unsigned short int SMT2CPW4 = 4;
    sbit  SMT2CPW4_bit at SMT2CPWL.B4;
    const register unsigned short int SMT2CPW5 = 5;
    sbit  SMT2CPW5_bit at SMT2CPWL.B5;
    const register unsigned short int SMT2CPW6 = 6;
    sbit  SMT2CPW6_bit at SMT2CPWL.B6;
    const register unsigned short int SMT2CPW7 = 7;
    sbit  SMT2CPW7_bit at SMT2CPWL.B7;

sfr unsigned short volatile SMT2CPWH         absolute 0x513;
    const register unsigned short int SMT2CPW8 = 0;
    sbit  SMT2CPW8_bit at SMT2CPWH.B0;
    const register unsigned short int SMT2CPW9 = 1;
    sbit  SMT2CPW9_bit at SMT2CPWH.B1;
    const register unsigned short int SMT2CPW10 = 2;
    sbit  SMT2CPW10_bit at SMT2CPWH.B2;
    const register unsigned short int SMT2CPW11 = 3;
    sbit  SMT2CPW11_bit at SMT2CPWH.B3;
    const register unsigned short int SMT2CPW12 = 4;
    sbit  SMT2CPW12_bit at SMT2CPWH.B4;
    const register unsigned short int SMT2CPW13 = 5;
    sbit  SMT2CPW13_bit at SMT2CPWH.B5;
    const register unsigned short int SMT2CPW14 = 6;
    sbit  SMT2CPW14_bit at SMT2CPWH.B6;
    const register unsigned short int SMT2CPW15 = 7;
    sbit  SMT2CPW15_bit at SMT2CPWH.B7;

sfr unsigned short volatile SMT2CPWU         absolute 0x514;
    const register unsigned short int SMT2CPW16 = 0;
    sbit  SMT2CPW16_bit at SMT2CPWU.B0;
    const register unsigned short int SMT2CPW17 = 1;
    sbit  SMT2CPW17_bit at SMT2CPWU.B1;
    const register unsigned short int SMT2CPW18 = 2;
    sbit  SMT2CPW18_bit at SMT2CPWU.B2;
    const register unsigned short int SMT2CPW19 = 3;
    sbit  SMT2CPW19_bit at SMT2CPWU.B3;
    const register unsigned short int SMT2CPW20 = 4;
    sbit  SMT2CPW20_bit at SMT2CPWU.B4;
    const register unsigned short int SMT2CPW21 = 5;
    sbit  SMT2CPW21_bit at SMT2CPWU.B5;
    const register unsigned short int SMT2CPW22 = 6;
    sbit  SMT2CPW22_bit at SMT2CPWU.B6;
    const register unsigned short int SMT2CPW23 = 7;
    sbit  SMT2CPW23_bit at SMT2CPWU.B7;

sfr unsigned short volatile SMT2PRL          absolute 0x515;
    const register unsigned short int SMT2PR0 = 0;
    sbit  SMT2PR0_bit at SMT2PRL.B0;
    const register unsigned short int SMT2PR1 = 1;
    sbit  SMT2PR1_bit at SMT2PRL.B1;
    const register unsigned short int SMT2PR2 = 2;
    sbit  SMT2PR2_bit at SMT2PRL.B2;
    const register unsigned short int SMT2PR3 = 3;
    sbit  SMT2PR3_bit at SMT2PRL.B3;
    const register unsigned short int SMT2PR4 = 4;
    sbit  SMT2PR4_bit at SMT2PRL.B4;
    const register unsigned short int SMT2PR5 = 5;
    sbit  SMT2PR5_bit at SMT2PRL.B5;
    const register unsigned short int SMT2PR6 = 6;
    sbit  SMT2PR6_bit at SMT2PRL.B6;
    const register unsigned short int SMT2PR7 = 7;
    sbit  SMT2PR7_bit at SMT2PRL.B7;

sfr unsigned short volatile SMT2PRH          absolute 0x516;
    const register unsigned short int SMT2PR8 = 0;
    sbit  SMT2PR8_bit at SMT2PRH.B0;
    const register unsigned short int SMT2PR9 = 1;
    sbit  SMT2PR9_bit at SMT2PRH.B1;
    const register unsigned short int SMT2PR10 = 2;
    sbit  SMT2PR10_bit at SMT2PRH.B2;
    const register unsigned short int SMT2PR11 = 3;
    sbit  SMT2PR11_bit at SMT2PRH.B3;
    const register unsigned short int SMT2PR12 = 4;
    sbit  SMT2PR12_bit at SMT2PRH.B4;
    const register unsigned short int SMT2PR13 = 5;
    sbit  SMT2PR13_bit at SMT2PRH.B5;
    const register unsigned short int SMT2PR14 = 6;
    sbit  SMT2PR14_bit at SMT2PRH.B6;
    const register unsigned short int SMT2PR15 = 7;
    sbit  SMT2PR15_bit at SMT2PRH.B7;

sfr unsigned short volatile SMT2PRU          absolute 0x517;
    const register unsigned short int SMT2PR16 = 0;
    sbit  SMT2PR16_bit at SMT2PRU.B0;
    const register unsigned short int SMT2PR17 = 1;
    sbit  SMT2PR17_bit at SMT2PRU.B1;
    const register unsigned short int SMT2PR18 = 2;
    sbit  SMT2PR18_bit at SMT2PRU.B2;
    const register unsigned short int SMT2PR19 = 3;
    sbit  SMT2PR19_bit at SMT2PRU.B3;
    const register unsigned short int SMT2PR20 = 4;
    sbit  SMT2PR20_bit at SMT2PRU.B4;
    const register unsigned short int SMT2PR21 = 5;
    sbit  SMT2PR21_bit at SMT2PRU.B5;
    const register unsigned short int SMT2PR22 = 6;
    sbit  SMT2PR22_bit at SMT2PRU.B6;
    const register unsigned short int SMT2PR23 = 7;
    sbit  SMT2PR23_bit at SMT2PRU.B7;

sfr unsigned short volatile SMT2CON0         absolute 0x518;
    const register unsigned short int SMT2PS0 = 0;
    sbit  SMT2PS0_bit at SMT2CON0.B0;
    const register unsigned short int SMT2PS1 = 1;
    sbit  SMT2PS1_bit at SMT2CON0.B1;
    const register unsigned short int SMT2CPOL = 2;
    sbit  SMT2CPOL_bit at SMT2CON0.B2;
    const register unsigned short int SMT2SPOL = 3;
    sbit  SMT2SPOL_bit at SMT2CON0.B3;
    const register unsigned short int SMT2WOL = 4;
    sbit  SMT2WOL_bit at SMT2CON0.B4;
    const register unsigned short int SMT2STP = 5;
    sbit  SMT2STP_bit at SMT2CON0.B5;
    const register unsigned short int SMT2EN = 7;
    sbit  SMT2EN_bit at SMT2CON0.B7;

sfr unsigned short volatile SMT2CON1         absolute 0x519;
    const register unsigned short int SMT2REPEAT = 6;
    sbit  SMT2REPEAT_bit at SMT2CON1.B6;
    const register unsigned short int SMT2GO = 7;
    sbit  SMT2GO_bit at SMT2CON1.B7;

sfr unsigned short volatile SMT2STAT         absolute 0x51A;
    const register unsigned short int SMT2AS = 0;
    sbit  SMT2AS_bit at SMT2STAT.B0;
    const register unsigned short int SMT2WS = 1;
    sbit  SMT2WS_bit at SMT2STAT.B1;
    const register unsigned short int SMT2TS = 2;
    sbit  SMT2TS_bit at SMT2STAT.B2;
    const register unsigned short int SMT2RESET = 5;
    sbit  SMT2RESET_bit at SMT2STAT.B5;
    const register unsigned short int SMT2CPWUP = 6;
    sbit  SMT2CPWUP_bit at SMT2STAT.B6;
    const register unsigned short int SMT2CPRUP = 7;
    sbit  SMT2CPRUP_bit at SMT2STAT.B7;
    const register unsigned short int SMT2RST = 5;
    sbit  SMT2RST_bit at SMT2STAT.B5;

sfr unsigned short volatile SMT2CLK          absolute 0x51B;
    const register unsigned short int SMT2CSEL0 = 0;
    sbit  SMT2CSEL0_bit at SMT2CLK.B0;
    const register unsigned short int SMT2CSEL1 = 1;
    sbit  SMT2CSEL1_bit at SMT2CLK.B1;
    const register unsigned short int SMT2CSEL2 = 2;
    sbit  SMT2CSEL2_bit at SMT2CLK.B2;

sfr unsigned short volatile SMT2SIG          absolute 0x51C;
    const register unsigned short int SMT2SSEL0 = 0;
    sbit  SMT2SSEL0_bit at SMT2SIG.B0;
    const register unsigned short int SMT2SSEL1 = 1;
    sbit  SMT2SSEL1_bit at SMT2SIG.B1;
    const register unsigned short int SMT2SSEL2 = 2;
    sbit  SMT2SSEL2_bit at SMT2SIG.B2;
    const register unsigned short int SMT2SSEL3 = 3;
    sbit  SMT2SSEL3_bit at SMT2SIG.B3;
    const register unsigned short int SMT2SSEL4 = 4;
    sbit  SMT2SSEL4_bit at SMT2SIG.B4;

sfr unsigned short volatile SMT2WIN          absolute 0x51D;
    const register unsigned short int SMT2WSEL0 = 0;
    sbit  SMT2WSEL0_bit at SMT2WIN.B0;
    const register unsigned short int SMT2WSEL1 = 1;
    sbit  SMT2WSEL1_bit at SMT2WIN.B1;
    const register unsigned short int SMT2WSEL2 = 2;
    sbit  SMT2WSEL2_bit at SMT2WIN.B2;
    const register unsigned short int SMT2WSEL3 = 3;
    sbit  SMT2WSEL3_bit at SMT2WIN.B3;
    const register unsigned short int SMT2WSEL4 = 4;
    sbit  SMT2WSEL4_bit at SMT2WIN.B4;

sfr unsigned short volatile NCO1ACCL         absolute 0x58C;
    const register unsigned short int NCO1ACC0 = 0;
    sbit  NCO1ACC0_bit at NCO1ACCL.B0;
    const register unsigned short int NCO1ACC1 = 1;
    sbit  NCO1ACC1_bit at NCO1ACCL.B1;
    const register unsigned short int NCO1ACC2 = 2;
    sbit  NCO1ACC2_bit at NCO1ACCL.B2;
    const register unsigned short int NCO1ACC3 = 3;
    sbit  NCO1ACC3_bit at NCO1ACCL.B3;
    const register unsigned short int NCO1ACC4 = 4;
    sbit  NCO1ACC4_bit at NCO1ACCL.B4;
    const register unsigned short int NCO1ACC5 = 5;
    sbit  NCO1ACC5_bit at NCO1ACCL.B5;
    const register unsigned short int NCO1ACC6 = 6;
    sbit  NCO1ACC6_bit at NCO1ACCL.B6;
    const register unsigned short int NCO1ACC7 = 7;
    sbit  NCO1ACC7_bit at NCO1ACCL.B7;

sfr unsigned short volatile NCO1ACCH         absolute 0x58D;
    const register unsigned short int NCO1ACC8 = 0;
    sbit  NCO1ACC8_bit at NCO1ACCH.B0;
    const register unsigned short int NCO1ACC9 = 1;
    sbit  NCO1ACC9_bit at NCO1ACCH.B1;
    const register unsigned short int NCO1ACC10 = 2;
    sbit  NCO1ACC10_bit at NCO1ACCH.B2;
    const register unsigned short int NCO1ACC11 = 3;
    sbit  NCO1ACC11_bit at NCO1ACCH.B3;
    const register unsigned short int NCO1ACC12 = 4;
    sbit  NCO1ACC12_bit at NCO1ACCH.B4;
    const register unsigned short int NCO1ACC13 = 5;
    sbit  NCO1ACC13_bit at NCO1ACCH.B5;
    const register unsigned short int NCO1ACC14 = 6;
    sbit  NCO1ACC14_bit at NCO1ACCH.B6;
    const register unsigned short int NCO1ACC15 = 7;
    sbit  NCO1ACC15_bit at NCO1ACCH.B7;

sfr unsigned short volatile NCO1ACCU         absolute 0x58E;
    const register unsigned short int NCO1ACC16 = 0;
    sbit  NCO1ACC16_bit at NCO1ACCU.B0;
    const register unsigned short int NCO1ACC17 = 1;
    sbit  NCO1ACC17_bit at NCO1ACCU.B1;
    const register unsigned short int NCO1ACC18 = 2;
    sbit  NCO1ACC18_bit at NCO1ACCU.B2;
    const register unsigned short int NCO1ACC19 = 3;
    sbit  NCO1ACC19_bit at NCO1ACCU.B3;

sfr unsigned short volatile NCO1INCL         absolute 0x58F;
    const register unsigned short int NCO1INC0 = 0;
    sbit  NCO1INC0_bit at NCO1INCL.B0;
    const register unsigned short int NCO1INC1 = 1;
    sbit  NCO1INC1_bit at NCO1INCL.B1;
    const register unsigned short int NCO1INC2 = 2;
    sbit  NCO1INC2_bit at NCO1INCL.B2;
    const register unsigned short int NCO1INC3 = 3;
    sbit  NCO1INC3_bit at NCO1INCL.B3;
    const register unsigned short int NCO1INC4 = 4;
    sbit  NCO1INC4_bit at NCO1INCL.B4;
    const register unsigned short int NCO1INC5 = 5;
    sbit  NCO1INC5_bit at NCO1INCL.B5;
    const register unsigned short int NCO1INC6 = 6;
    sbit  NCO1INC6_bit at NCO1INCL.B6;
    const register unsigned short int NCO1INC7 = 7;
    sbit  NCO1INC7_bit at NCO1INCL.B7;

sfr unsigned short volatile NCO1INCH         absolute 0x590;
    const register unsigned short int NCO1INC8 = 0;
    sbit  NCO1INC8_bit at NCO1INCH.B0;
    const register unsigned short int NCO1INC9 = 1;
    sbit  NCO1INC9_bit at NCO1INCH.B1;
    const register unsigned short int NCO1INC10 = 2;
    sbit  NCO1INC10_bit at NCO1INCH.B2;
    const register unsigned short int NCO1INC11 = 3;
    sbit  NCO1INC11_bit at NCO1INCH.B3;
    const register unsigned short int NCO1INC12 = 4;
    sbit  NCO1INC12_bit at NCO1INCH.B4;
    const register unsigned short int NCO1INC13 = 5;
    sbit  NCO1INC13_bit at NCO1INCH.B5;
    const register unsigned short int NCO1INC14 = 6;
    sbit  NCO1INC14_bit at NCO1INCH.B6;
    const register unsigned short int NCO1INC15 = 7;
    sbit  NCO1INC15_bit at NCO1INCH.B7;

sfr unsigned short volatile NCO1INCU         absolute 0x591;
    const register unsigned short int NCO1INC16 = 0;
    sbit  NCO1INC16_bit at NCO1INCU.B0;
    const register unsigned short int NCO1INC17 = 1;
    sbit  NCO1INC17_bit at NCO1INCU.B1;
    const register unsigned short int NCO1INC18 = 2;
    sbit  NCO1INC18_bit at NCO1INCU.B2;
    const register unsigned short int NCO1INC19 = 3;
    sbit  NCO1INC19_bit at NCO1INCU.B3;

sfr unsigned short volatile NCO1CON          absolute 0x592;
    const register unsigned short int N1PFM = 0;
    sbit  N1PFM_bit at NCO1CON.B0;
    const register unsigned short int N1POL = 4;
    sbit  N1POL_bit at NCO1CON.B4;
    const register unsigned short int N1OUT = 5;
    sbit  N1OUT_bit at NCO1CON.B5;
    const register unsigned short int N1EN = 7;
    sbit  N1EN_bit at NCO1CON.B7;

sfr unsigned short volatile NCO1CLK          absolute 0x593;
    const register unsigned short int N1CKS0 = 0;
    sbit  N1CKS0_bit at NCO1CLK.B0;
    const register unsigned short int N1CKS1 = 1;
    sbit  N1CKS1_bit at NCO1CLK.B1;
    const register unsigned short int N1CKS2 = 2;
    sbit  N1CKS2_bit at NCO1CLK.B2;
    const register unsigned short int N1PWS0 = 5;
    sbit  N1PWS0_bit at NCO1CLK.B5;
    const register unsigned short int N1PWS1 = 6;
    sbit  N1PWS1_bit at NCO1CLK.B6;
    const register unsigned short int N1PWS2 = 7;
    sbit  N1PWS2_bit at NCO1CLK.B7;

sfr unsigned short volatile CWG1CLKCON       absolute 0x60C;
    const register unsigned short int CWG1CS = 0;
    sbit  CWG1CS_bit at CWG1CLKCON.B0;

sfr unsigned short volatile CWG1ISM          absolute 0x60D;
    const register unsigned short int CWG1ISM0 = 0;
    sbit  CWG1ISM0_bit at CWG1ISM.B0;
    const register unsigned short int CWG1ISM1 = 1;
    sbit  CWG1ISM1_bit at CWG1ISM.B1;
    const register unsigned short int CWG1ISM2 = 2;
    sbit  CWG1ISM2_bit at CWG1ISM.B2;
    const register unsigned short int CWG1ISM3 = 3;
    sbit  CWG1ISM3_bit at CWG1ISM.B3;

sfr unsigned short volatile CWG1DBR          absolute 0x60E;
    const register unsigned short int CWG1DBR0 = 0;
    sbit  CWG1DBR0_bit at CWG1DBR.B0;
    const register unsigned short int CWG1DBR1 = 1;
    sbit  CWG1DBR1_bit at CWG1DBR.B1;
    const register unsigned short int CWG1DBR2 = 2;
    sbit  CWG1DBR2_bit at CWG1DBR.B2;
    const register unsigned short int CWG1DBR3 = 3;
    sbit  CWG1DBR3_bit at CWG1DBR.B3;
    const register unsigned short int CWG1DBR4 = 4;
    sbit  CWG1DBR4_bit at CWG1DBR.B4;
    const register unsigned short int CWG1DBR5 = 5;
    sbit  CWG1DBR5_bit at CWG1DBR.B5;

sfr unsigned short volatile CWG1DBF          absolute 0x60F;
    const register unsigned short int CWG1DBF0 = 0;
    sbit  CWG1DBF0_bit at CWG1DBF.B0;
    const register unsigned short int CWG1DBF1 = 1;
    sbit  CWG1DBF1_bit at CWG1DBF.B1;
    const register unsigned short int CWG1DBF2 = 2;
    sbit  CWG1DBF2_bit at CWG1DBF.B2;
    const register unsigned short int CWG1DBF3 = 3;
    sbit  CWG1DBF3_bit at CWG1DBF.B3;
    const register unsigned short int CWG1DBF4 = 4;
    sbit  CWG1DBF4_bit at CWG1DBF.B4;
    const register unsigned short int CWG1DBF5 = 5;
    sbit  CWG1DBF5_bit at CWG1DBF.B5;

sfr unsigned short volatile CWG1CON0         absolute 0x610;
    const register unsigned short int CWG1MODE0 = 0;
    sbit  CWG1MODE0_bit at CWG1CON0.B0;
    const register unsigned short int CWG1MODE1 = 1;
    sbit  CWG1MODE1_bit at CWG1CON0.B1;
    const register unsigned short int CWG1MODE2 = 2;
    sbit  CWG1MODE2_bit at CWG1CON0.B2;
    const register unsigned short int CWG1LD = 6;
    sbit  CWG1LD_bit at CWG1CON0.B6;
    const register unsigned short int CWG1EN = 7;
    sbit  CWG1EN_bit at CWG1CON0.B7;
    const register unsigned short int G1EN = 7;
    sbit  G1EN_bit at CWG1CON0.B7;

sfr unsigned short volatile CWG1CON1         absolute 0x611;
    const register unsigned short int CWG1POLA = 0;
    sbit  CWG1POLA_bit at CWG1CON1.B0;
    const register unsigned short int CWG1POLB = 1;
    sbit  CWG1POLB_bit at CWG1CON1.B1;
    const register unsigned short int CWG1POLC = 2;
    sbit  CWG1POLC_bit at CWG1CON1.B2;
    const register unsigned short int CWG1POLD = 3;
    sbit  CWG1POLD_bit at CWG1CON1.B3;
    const register unsigned short int CWG1IN = 5;
    sbit  CWG1IN_bit at CWG1CON1.B5;

sfr unsigned short volatile CWG1AS0          absolute 0x612;
    const register unsigned short int CWG1LSAC0 = 2;
    sbit  CWG1LSAC0_bit at CWG1AS0.B2;
    const register unsigned short int CWG1LSAC1 = 3;
    sbit  CWG1LSAC1_bit at CWG1AS0.B3;
    const register unsigned short int CWG1LSBD0 = 4;
    sbit  CWG1LSBD0_bit at CWG1AS0.B4;
    const register unsigned short int CWG1LSBD1 = 5;
    sbit  CWG1LSBD1_bit at CWG1AS0.B5;
    const register unsigned short int CWG1REN = 6;
    sbit  CWG1REN_bit at CWG1AS0.B6;
    const register unsigned short int CWG1SHUTDOWN = 7;
    sbit  CWG1SHUTDOWN_bit at CWG1AS0.B7;

sfr unsigned short volatile CWG1AS1          absolute 0x613;
sfr unsigned short volatile CWG1STR          absolute 0x614;
    const register unsigned short int CWG1STRA = 0;
    sbit  CWG1STRA_bit at CWG1STR.B0;
    const register unsigned short int CWG1STRB = 1;
    sbit  CWG1STRB_bit at CWG1STR.B1;
    const register unsigned short int CWG1STRC = 2;
    sbit  CWG1STRC_bit at CWG1STR.B2;
    const register unsigned short int CWG1STRD = 3;
    sbit  CWG1STRD_bit at CWG1STR.B3;
    const register unsigned short int CWG1OVRA = 4;
    sbit  CWG1OVRA_bit at CWG1STR.B4;
    const register unsigned short int CWG1OVRB = 5;
    sbit  CWG1OVRB_bit at CWG1STR.B5;
    const register unsigned short int CWG1OVRC = 6;
    sbit  CWG1OVRC_bit at CWG1STR.B6;
    const register unsigned short int CWG1OVRD = 7;
    sbit  CWG1OVRD_bit at CWG1STR.B7;

sfr unsigned short volatile CWG2CLKCON       absolute 0x616;
    const register unsigned short int CWG2CS = 0;
    sbit  CWG2CS_bit at CWG2CLKCON.B0;

sfr unsigned short volatile CWG2ISM          absolute 0x617;
    const register unsigned short int CWG2ISM0 = 0;
    sbit  CWG2ISM0_bit at CWG2ISM.B0;
    const register unsigned short int CWG2ISM1 = 1;
    sbit  CWG2ISM1_bit at CWG2ISM.B1;
    const register unsigned short int CWG2ISM2 = 2;
    sbit  CWG2ISM2_bit at CWG2ISM.B2;
    const register unsigned short int CWG2ISM3 = 3;
    sbit  CWG2ISM3_bit at CWG2ISM.B3;

sfr unsigned short volatile CWG2DBR          absolute 0x618;
    const register unsigned short int CWG2DBR0 = 0;
    sbit  CWG2DBR0_bit at CWG2DBR.B0;
    const register unsigned short int CWG2DBR1 = 1;
    sbit  CWG2DBR1_bit at CWG2DBR.B1;
    const register unsigned short int CWG2DBR2 = 2;
    sbit  CWG2DBR2_bit at CWG2DBR.B2;
    const register unsigned short int CWG2DBR3 = 3;
    sbit  CWG2DBR3_bit at CWG2DBR.B3;
    const register unsigned short int CWG2DBR4 = 4;
    sbit  CWG2DBR4_bit at CWG2DBR.B4;
    const register unsigned short int CWG2DBR5 = 5;
    sbit  CWG2DBR5_bit at CWG2DBR.B5;

sfr unsigned short volatile CWG2DBF          absolute 0x619;
    const register unsigned short int CWG2DBF0 = 0;
    sbit  CWG2DBF0_bit at CWG2DBF.B0;
    const register unsigned short int CWG2DBF1 = 1;
    sbit  CWG2DBF1_bit at CWG2DBF.B1;
    const register unsigned short int CWG2DBF2 = 2;
    sbit  CWG2DBF2_bit at CWG2DBF.B2;
    const register unsigned short int CWG2DBF3 = 3;
    sbit  CWG2DBF3_bit at CWG2DBF.B3;
    const register unsigned short int CWG2DBF4 = 4;
    sbit  CWG2DBF4_bit at CWG2DBF.B4;
    const register unsigned short int CWG2DBF5 = 5;
    sbit  CWG2DBF5_bit at CWG2DBF.B5;

sfr unsigned short volatile CWG2CON0         absolute 0x61A;
    const register unsigned short int CWG2MODE0 = 0;
    sbit  CWG2MODE0_bit at CWG2CON0.B0;
    const register unsigned short int CWG2MODE1 = 1;
    sbit  CWG2MODE1_bit at CWG2CON0.B1;
    const register unsigned short int CWG2MODE2 = 2;
    sbit  CWG2MODE2_bit at CWG2CON0.B2;
    const register unsigned short int CWG2LD = 6;
    sbit  CWG2LD_bit at CWG2CON0.B6;
    const register unsigned short int CWG2EN = 7;
    sbit  CWG2EN_bit at CWG2CON0.B7;
    const register unsigned short int G2EN = 7;
    sbit  G2EN_bit at CWG2CON0.B7;

sfr unsigned short volatile CWG2CON1         absolute 0x61B;
    const register unsigned short int CWG2POLA = 0;
    sbit  CWG2POLA_bit at CWG2CON1.B0;
    const register unsigned short int CWG2POLB = 1;
    sbit  CWG2POLB_bit at CWG2CON1.B1;
    const register unsigned short int CWG2POLC = 2;
    sbit  CWG2POLC_bit at CWG2CON1.B2;
    const register unsigned short int CWG2POLD = 3;
    sbit  CWG2POLD_bit at CWG2CON1.B3;
    const register unsigned short int CWG2IN = 5;
    sbit  CWG2IN_bit at CWG2CON1.B5;

sfr unsigned short volatile CWG2AS0          absolute 0x61C;
    const register unsigned short int CWG2LSAC0 = 2;
    sbit  CWG2LSAC0_bit at CWG2AS0.B2;
    const register unsigned short int CWG2LSAC1 = 3;
    sbit  CWG2LSAC1_bit at CWG2AS0.B3;
    const register unsigned short int CWG2LSBD0 = 4;
    sbit  CWG2LSBD0_bit at CWG2AS0.B4;
    const register unsigned short int CWG2LSBD1 = 5;
    sbit  CWG2LSBD1_bit at CWG2AS0.B5;
    const register unsigned short int CWG2REN = 6;
    sbit  CWG2REN_bit at CWG2AS0.B6;
    const register unsigned short int CWG2SHUTDOWN = 7;
    sbit  CWG2SHUTDOWN_bit at CWG2AS0.B7;

sfr unsigned short volatile CWG2AS1          absolute 0x61D;
sfr unsigned short volatile CWG2STR          absolute 0x61E;
    const register unsigned short int CWG2STRA = 0;
    sbit  CWG2STRA_bit at CWG2STR.B0;
    const register unsigned short int CWG2STRB = 1;
    sbit  CWG2STRB_bit at CWG2STR.B1;
    const register unsigned short int CWG2STRC = 2;
    sbit  CWG2STRC_bit at CWG2STR.B2;
    const register unsigned short int CWG2STRD = 3;
    sbit  CWG2STRD_bit at CWG2STR.B3;
    const register unsigned short int CWG2OVRA = 4;
    sbit  CWG2OVRA_bit at CWG2STR.B4;
    const register unsigned short int CWG2OVRB = 5;
    sbit  CWG2OVRB_bit at CWG2STR.B5;
    const register unsigned short int CWG2OVRC = 6;
    sbit  CWG2OVRC_bit at CWG2STR.B6;
    const register unsigned short int CWG2OVRD = 7;
    sbit  CWG2OVRD_bit at CWG2STR.B7;

sfr unsigned short volatile CWG3CLKCON       absolute 0x68C;
    const register unsigned short int CWG3CS = 0;
    sbit  CWG3CS_bit at CWG3CLKCON.B0;

sfr unsigned short volatile CWG3ISM          absolute 0x68D;
    const register unsigned short int CWG3ISM0 = 0;
    sbit  CWG3ISM0_bit at CWG3ISM.B0;
    const register unsigned short int CWG3ISM1 = 1;
    sbit  CWG3ISM1_bit at CWG3ISM.B1;
    const register unsigned short int CWG3ISM2 = 2;
    sbit  CWG3ISM2_bit at CWG3ISM.B2;
    const register unsigned short int CWG3ISM3 = 3;
    sbit  CWG3ISM3_bit at CWG3ISM.B3;

sfr unsigned short volatile CWG3DBR          absolute 0x68E;
    const register unsigned short int CWG3DBR0 = 0;
    sbit  CWG3DBR0_bit at CWG3DBR.B0;
    const register unsigned short int CWG3DBR1 = 1;
    sbit  CWG3DBR1_bit at CWG3DBR.B1;
    const register unsigned short int CWG3DBR2 = 2;
    sbit  CWG3DBR2_bit at CWG3DBR.B2;
    const register unsigned short int CWG3DBR3 = 3;
    sbit  CWG3DBR3_bit at CWG3DBR.B3;
    const register unsigned short int CWG3DBR4 = 4;
    sbit  CWG3DBR4_bit at CWG3DBR.B4;
    const register unsigned short int CWG3DBR5 = 5;
    sbit  CWG3DBR5_bit at CWG3DBR.B5;

sfr unsigned short volatile CWG3DBF          absolute 0x68F;
    const register unsigned short int CWG3DBF0 = 0;
    sbit  CWG3DBF0_bit at CWG3DBF.B0;
    const register unsigned short int CWG3DBF1 = 1;
    sbit  CWG3DBF1_bit at CWG3DBF.B1;
    const register unsigned short int CWG3DBF2 = 2;
    sbit  CWG3DBF2_bit at CWG3DBF.B2;
    const register unsigned short int CWG3DBF3 = 3;
    sbit  CWG3DBF3_bit at CWG3DBF.B3;
    const register unsigned short int CWG3DBF4 = 4;
    sbit  CWG3DBF4_bit at CWG3DBF.B4;
    const register unsigned short int CWG3DBF5 = 5;
    sbit  CWG3DBF5_bit at CWG3DBF.B5;

sfr unsigned short volatile CWG3CON0         absolute 0x690;
    const register unsigned short int CWG3MODE0 = 0;
    sbit  CWG3MODE0_bit at CWG3CON0.B0;
    const register unsigned short int CWG3MODE1 = 1;
    sbit  CWG3MODE1_bit at CWG3CON0.B1;
    const register unsigned short int CWG3MODE2 = 2;
    sbit  CWG3MODE2_bit at CWG3CON0.B2;
    const register unsigned short int CWG3LD = 6;
    sbit  CWG3LD_bit at CWG3CON0.B6;
    const register unsigned short int CWG3EN = 7;
    sbit  CWG3EN_bit at CWG3CON0.B7;
    const register unsigned short int G3EN = 7;
    sbit  G3EN_bit at CWG3CON0.B7;

sfr unsigned short volatile CWG3CON1         absolute 0x691;
    const register unsigned short int CWG3POLA = 0;
    sbit  CWG3POLA_bit at CWG3CON1.B0;
    const register unsigned short int CWG3POLB = 1;
    sbit  CWG3POLB_bit at CWG3CON1.B1;
    const register unsigned short int CWG3POLC = 2;
    sbit  CWG3POLC_bit at CWG3CON1.B2;
    const register unsigned short int CWG3POLD = 3;
    sbit  CWG3POLD_bit at CWG3CON1.B3;
    const register unsigned short int CWG3IN = 5;
    sbit  CWG3IN_bit at CWG3CON1.B5;

sfr unsigned short volatile CWG3AS0          absolute 0x692;
    const register unsigned short int CWG3LSAC0 = 2;
    sbit  CWG3LSAC0_bit at CWG3AS0.B2;
    const register unsigned short int CWG3LSAC1 = 3;
    sbit  CWG3LSAC1_bit at CWG3AS0.B3;
    const register unsigned short int CWG3LSBD0 = 4;
    sbit  CWG3LSBD0_bit at CWG3AS0.B4;
    const register unsigned short int CWG3LSBD1 = 5;
    sbit  CWG3LSBD1_bit at CWG3AS0.B5;
    const register unsigned short int CWG3REN = 6;
    sbit  CWG3REN_bit at CWG3AS0.B6;
    const register unsigned short int CWG3SHUTDOWN = 7;
    sbit  CWG3SHUTDOWN_bit at CWG3AS0.B7;

sfr unsigned short volatile CWG3AS1          absolute 0x693;
sfr unsigned short volatile CWG3STR          absolute 0x694;
    const register unsigned short int CWG3STRA = 0;
    sbit  CWG3STRA_bit at CWG3STR.B0;
    const register unsigned short int CWG3STRB = 1;
    sbit  CWG3STRB_bit at CWG3STR.B1;
    const register unsigned short int CWG3STRC = 2;
    sbit  CWG3STRC_bit at CWG3STR.B2;
    const register unsigned short int CWG3STRD = 3;
    sbit  CWG3STRD_bit at CWG3STR.B3;
    const register unsigned short int CWG3OVRA = 4;
    sbit  CWG3OVRA_bit at CWG3STR.B4;
    const register unsigned short int CWG3OVRB = 5;
    sbit  CWG3OVRB_bit at CWG3STR.B5;
    const register unsigned short int CWG3OVRC = 6;
    sbit  CWG3OVRC_bit at CWG3STR.B6;
    const register unsigned short int CWG3OVRD = 7;
    sbit  CWG3OVRD_bit at CWG3STR.B7;

sfr unsigned short volatile PIR0             absolute 0x70C;
    const register unsigned short int INTF = 0;
    sbit  INTF_bit at PIR0.B0;
    const register unsigned short int IOCIF = 4;
    sbit  IOCIF_bit at PIR0.B4;
    const register unsigned short int TMR0IF = 5;
    sbit  TMR0IF_bit at PIR0.B5;

sfr unsigned short volatile PIR1             absolute 0x70D;
    const register unsigned short int ADIF = 0;
    sbit  ADIF_bit at PIR1.B0;
    const register unsigned short int ADTIF = 1;
    sbit  ADTIF_bit at PIR1.B1;
    const register unsigned short int CSWIF = 6;
    sbit  CSWIF_bit at PIR1.B6;
    const register unsigned short int OSFIF = 7;
    sbit  OSFIF_bit at PIR1.B7;

sfr unsigned short volatile PIR2             absolute 0x70E;
    const register unsigned short int C1IF = 0;
    sbit  C1IF_bit at PIR2.B0;
    const register unsigned short int C2IF = 1;
    sbit  C2IF_bit at PIR2.B1;
    const register unsigned short int ZCDIF = 6;
    sbit  ZCDIF_bit at PIR2.B6;

sfr unsigned short volatile PIR3             absolute 0x70F;
    const register unsigned short int SSP1IF = 0;
    sbit  SSP1IF_bit at PIR3.B0;
    const register unsigned short int BCL1IF = 1;
    sbit  BCL1IF_bit at PIR3.B1;
    const register unsigned short int SSP2IF = 2;
    sbit  SSP2IF_bit at PIR3.B2;
    const register unsigned short int BCL2IF = 3;
    sbit  BCL2IF_bit at PIR3.B3;
    const register unsigned short int TXIF = 4;
    sbit  TXIF_bit at PIR3.B4;
    const register unsigned short int RCIF = 5;
    sbit  RCIF_bit at PIR3.B5;

sfr unsigned short volatile PIR4             absolute 0x710;
    const register unsigned short int TMR1IF = 0;
    sbit  TMR1IF_bit at PIR4.B0;
    const register unsigned short int TMR2IF = 1;
    sbit  TMR2IF_bit at PIR4.B1;
    const register unsigned short int TMR3IF = 2;
    sbit  TMR3IF_bit at PIR4.B2;
    const register unsigned short int TMR4IF = 3;
    sbit  TMR4IF_bit at PIR4.B3;
    const register unsigned short int TMR5IF = 4;
    sbit  TMR5IF_bit at PIR4.B4;
    const register unsigned short int TMR6IF = 5;
    sbit  TMR6IF_bit at PIR4.B5;

sfr unsigned short volatile PIR5             absolute 0x711;
    const register unsigned short int TMR1GIF = 0;
    sbit  TMR1GIF_bit at PIR5.B0;
    const register unsigned short int TMR3GIF = 1;
    sbit  TMR3GIF_bit at PIR5.B1;
    const register unsigned short int TMR5GIF = 2;
    sbit  TMR5GIF_bit at PIR5.B2;
    const register unsigned short int CLC1IF = 4;
    sbit  CLC1IF_bit at PIR5.B4;
    const register unsigned short int CLC2IF = 5;
    sbit  CLC2IF_bit at PIR5.B5;
    const register unsigned short int CLC3IF = 6;
    sbit  CLC3IF_bit at PIR5.B6;
    const register unsigned short int CLC4IF = 7;
    sbit  CLC4IF_bit at PIR5.B7;

sfr unsigned short volatile PIR6             absolute 0x712;
    const register unsigned short int CCP1IF = 0;
    sbit  CCP1IF_bit at PIR6.B0;
    const register unsigned short int CCP2IF = 1;
    sbit  CCP2IF_bit at PIR6.B1;
    const register unsigned short int CCP3IF = 2;
    sbit  CCP3IF_bit at PIR6.B2;
    const register unsigned short int CCP4IF = 3;
    sbit  CCP4IF_bit at PIR6.B3;
    const register unsigned short int CCP5IF = 4;
    sbit  CCP5IF_bit at PIR6.B4;

sfr unsigned short volatile PIR7             absolute 0x713;
    const register unsigned short int CWG1IF = 0;
    sbit  CWG1IF_bit at PIR7.B0;
    const register unsigned short int CWG2IF = 1;
    sbit  CWG2IF_bit at PIR7.B1;
    const register unsigned short int CWG3IF = 2;
    sbit  CWG3IF_bit at PIR7.B2;
    const register unsigned short int NCO1IF = 4;
    sbit  NCO1IF_bit at PIR7.B4;
    const register unsigned short int NVMIF = 5;
    sbit  NVMIF_bit at PIR7.B5;
    const register unsigned short int CRCIF = 6;
    sbit  CRCIF_bit at PIR7.B6;
    const register unsigned short int SCANIF = 7;
    sbit  SCANIF_bit at PIR7.B7;
    const register unsigned short int NCOIF = 4;
    sbit  NCOIF_bit at PIR7.B4;

sfr unsigned short volatile PIR8             absolute 0x714;
    const register unsigned short int SMT1IF = 0;
    sbit  SMT1IF_bit at PIR8.B0;
    const register unsigned short int SMT1PRAIF = 1;
    sbit  SMT1PRAIF_bit at PIR8.B1;
    const register unsigned short int SMT1PWAIF = 2;
    sbit  SMT1PWAIF_bit at PIR8.B2;
    const register unsigned short int SMT2IF = 3;
    sbit  SMT2IF_bit at PIR8.B3;
    const register unsigned short int SMT2PRAIF = 4;
    sbit  SMT2PRAIF_bit at PIR8.B4;
    const register unsigned short int SMT2PWAIF = 5;
    sbit  SMT2PWAIF_bit at PIR8.B5;

sfr unsigned short volatile PIE0             absolute 0x716;
    const register unsigned short int INTE = 0;
    sbit  INTE_bit at PIE0.B0;
    const register unsigned short int IOCIE = 4;
    sbit  IOCIE_bit at PIE0.B4;
    const register unsigned short int TMR0IE = 5;
    sbit  TMR0IE_bit at PIE0.B5;

sfr unsigned short volatile PIE1             absolute 0x717;
    const register unsigned short int ADIE = 0;
    sbit  ADIE_bit at PIE1.B0;
    const register unsigned short int ADTIE = 1;
    sbit  ADTIE_bit at PIE1.B1;
    const register unsigned short int CSWIE = 6;
    sbit  CSWIE_bit at PIE1.B6;
    const register unsigned short int OSFIE = 7;
    sbit  OSFIE_bit at PIE1.B7;

sfr unsigned short volatile PIE2             absolute 0x718;
    const register unsigned short int C1IE = 0;
    sbit  C1IE_bit at PIE2.B0;
    const register unsigned short int C2IE = 1;
    sbit  C2IE_bit at PIE2.B1;
    const register unsigned short int ZCDIE = 6;
    sbit  ZCDIE_bit at PIE2.B6;

sfr unsigned short volatile PIE3             absolute 0x719;
    const register unsigned short int SSP1IE = 0;
    sbit  SSP1IE_bit at PIE3.B0;
    const register unsigned short int BCL1IE = 1;
    sbit  BCL1IE_bit at PIE3.B1;
    const register unsigned short int SSP2IE = 2;
    sbit  SSP2IE_bit at PIE3.B2;
    const register unsigned short int BCL2IE = 3;
    sbit  BCL2IE_bit at PIE3.B3;
    const register unsigned short int TXIE = 4;
    sbit  TXIE_bit at PIE3.B4;
    const register unsigned short int RCIE = 5;
    sbit  RCIE_bit at PIE3.B5;

sfr unsigned short volatile PIE4             absolute 0x71A;
    const register unsigned short int TMR1IE = 0;
    sbit  TMR1IE_bit at PIE4.B0;
    const register unsigned short int TMR2IE = 1;
    sbit  TMR2IE_bit at PIE4.B1;
    const register unsigned short int TMR3IE = 2;
    sbit  TMR3IE_bit at PIE4.B2;
    const register unsigned short int TMR4IE = 3;
    sbit  TMR4IE_bit at PIE4.B3;
    const register unsigned short int TMR5IE = 4;
    sbit  TMR5IE_bit at PIE4.B4;
    const register unsigned short int TMR6IE = 5;
    sbit  TMR6IE_bit at PIE4.B5;

sfr unsigned short volatile PIE5             absolute 0x71B;
    const register unsigned short int TMR1GIE = 0;
    sbit  TMR1GIE_bit at PIE5.B0;
    const register unsigned short int TMR3GIE = 1;
    sbit  TMR3GIE_bit at PIE5.B1;
    const register unsigned short int TMR5GIE = 2;
    sbit  TMR5GIE_bit at PIE5.B2;
    const register unsigned short int CLC1IE = 4;
    sbit  CLC1IE_bit at PIE5.B4;
    const register unsigned short int CLC2IE = 5;
    sbit  CLC2IE_bit at PIE5.B5;
    const register unsigned short int CLC3IE = 6;
    sbit  CLC3IE_bit at PIE5.B6;
    const register unsigned short int CLC4IE = 7;
    sbit  CLC4IE_bit at PIE5.B7;

sfr unsigned short volatile PIE6             absolute 0x71C;
    const register unsigned short int CCP1IE = 0;
    sbit  CCP1IE_bit at PIE6.B0;
    const register unsigned short int CCP2IE = 1;
    sbit  CCP2IE_bit at PIE6.B1;
    const register unsigned short int CCP3IE = 2;
    sbit  CCP3IE_bit at PIE6.B2;
    const register unsigned short int CCP4IE = 3;
    sbit  CCP4IE_bit at PIE6.B3;
    const register unsigned short int CCP5IE = 4;
    sbit  CCP5IE_bit at PIE6.B4;

sfr unsigned short volatile PIE7             absolute 0x71D;
    const register unsigned short int CWG1IE = 0;
    sbit  CWG1IE_bit at PIE7.B0;
    const register unsigned short int CWG2IE = 1;
    sbit  CWG2IE_bit at PIE7.B1;
    const register unsigned short int CWG3IE = 2;
    sbit  CWG3IE_bit at PIE7.B2;
    const register unsigned short int NCO1IE = 4;
    sbit  NCO1IE_bit at PIE7.B4;
    const register unsigned short int NVMIE = 5;
    sbit  NVMIE_bit at PIE7.B5;
    const register unsigned short int CRCIE = 6;
    sbit  CRCIE_bit at PIE7.B6;
    const register unsigned short int SCANIE = 7;
    sbit  SCANIE_bit at PIE7.B7;
    const register unsigned short int NCOIE = 4;
    sbit  NCOIE_bit at PIE7.B4;

sfr unsigned short volatile PIE8             absolute 0x71E;
    const register unsigned short int SMT1IE = 0;
    sbit  SMT1IE_bit at PIE8.B0;
    const register unsigned short int SMT1PRAIE = 1;
    sbit  SMT1PRAIE_bit at PIE8.B1;
    const register unsigned short int SMT1PWAIE = 2;
    sbit  SMT1PWAIE_bit at PIE8.B2;
    const register unsigned short int SMT2IE = 3;
    sbit  SMT2IE_bit at PIE8.B3;
    const register unsigned short int SMT2PRAIE = 4;
    sbit  SMT2PRAIE_bit at PIE8.B4;
    const register unsigned short int SMT2PWAIE = 5;
    sbit  SMT2PWAIE_bit at PIE8.B5;

sfr unsigned short volatile PMD0             absolute 0x796;
    const register unsigned short int IOCMD = 0;
    sbit  IOCMD_bit at PMD0.B0;
    const register unsigned short int CLKRMD = 1;
    sbit  CLKRMD_bit at PMD0.B1;
    const register unsigned short int NVMMD = 2;
    sbit  NVMMD_bit at PMD0.B2;
    const register unsigned short int SCANMD = 3;
    sbit  SCANMD_bit at PMD0.B3;
    const register unsigned short int CRCMD = 4;
    sbit  CRCMD_bit at PMD0.B4;
    const register unsigned short int FVRMD = 6;
    sbit  FVRMD_bit at PMD0.B6;
    const register unsigned short int SYSCMD = 7;
    sbit  SYSCMD_bit at PMD0.B7;

sfr unsigned short volatile PMD1             absolute 0x797;
    const register unsigned short int TMR0MD = 0;
    sbit  TMR0MD_bit at PMD1.B0;
    const register unsigned short int TMR1MD = 1;
    sbit  TMR1MD_bit at PMD1.B1;
    const register unsigned short int TMR2MD = 2;
    sbit  TMR2MD_bit at PMD1.B2;
    const register unsigned short int TMR3MD = 3;
    sbit  TMR3MD_bit at PMD1.B3;
    const register unsigned short int TMR4MD = 4;
    sbit  TMR4MD_bit at PMD1.B4;
    const register unsigned short int TMR5MD = 5;
    sbit  TMR5MD_bit at PMD1.B5;
    const register unsigned short int TMR6MD = 6;
    sbit  TMR6MD_bit at PMD1.B6;
    const register unsigned short int NCO1MD = 7;
    sbit  NCO1MD_bit at PMD1.B7;
    const register unsigned short int NCOMD = 7;
    sbit  NCOMD_bit at PMD1.B7;

sfr unsigned short volatile PMD2             absolute 0x798;
    const register unsigned short int ZCDMD = 0;
    sbit  ZCDMD_bit at PMD2.B0;
    const register unsigned short int CMP1MD = 1;
    sbit  CMP1MD_bit at PMD2.B1;
    const register unsigned short int CMP2MD = 2;
    sbit  CMP2MD_bit at PMD2.B2;
    const register unsigned short int ADCMD = 5;
    sbit  ADCMD_bit at PMD2.B5;
    const register unsigned short int DACMD = 6;
    sbit  DACMD_bit at PMD2.B6;

sfr unsigned short volatile PMD3             absolute 0x799;
    const register unsigned short int CCP1MD = 0;
    sbit  CCP1MD_bit at PMD3.B0;
    const register unsigned short int CCP2MD = 1;
    sbit  CCP2MD_bit at PMD3.B1;
    const register unsigned short int CCP3MD = 2;
    sbit  CCP3MD_bit at PMD3.B2;
    const register unsigned short int CCP4MD = 3;
    sbit  CCP4MD_bit at PMD3.B3;
    const register unsigned short int CCP5MD = 4;
    sbit  CCP5MD_bit at PMD3.B4;
    const register unsigned short int PWM6MD = 5;
    sbit  PWM6MD_bit at PMD3.B5;
    const register unsigned short int PWM7MD = 6;
    sbit  PWM7MD_bit at PMD3.B6;

sfr unsigned short volatile PMD4             absolute 0x79A;
    const register unsigned short int CWG1MD = 0;
    sbit  CWG1MD_bit at PMD4.B0;
    const register unsigned short int CWG2MD = 1;
    sbit  CWG2MD_bit at PMD4.B1;
    const register unsigned short int CWG3MD = 2;
    sbit  CWG3MD_bit at PMD4.B2;
    const register unsigned short int MSSP1MD = 4;
    sbit  MSSP1MD_bit at PMD4.B4;
    const register unsigned short int MSSP2MD = 5;
    sbit  MSSP2MD_bit at PMD4.B5;
    const register unsigned short int UART1MD = 6;
    sbit  UART1MD_bit at PMD4.B6;

sfr unsigned short volatile PMD5             absolute 0x79B;
    const register unsigned short int DSMMD = 0;
    sbit  DSMMD_bit at PMD5.B0;
    const register unsigned short int CLC1MD = 1;
    sbit  CLC1MD_bit at PMD5.B1;
    const register unsigned short int CLC2MD = 2;
    sbit  CLC2MD_bit at PMD5.B2;
    const register unsigned short int CLC3MD = 3;
    sbit  CLC3MD_bit at PMD5.B3;
    const register unsigned short int CLC4MD = 4;
    sbit  CLC4MD_bit at PMD5.B4;
    const register unsigned short int SMT1MD = 6;
    sbit  SMT1MD_bit at PMD5.B6;
    const register unsigned short int SMT2MD = 7;
    sbit  SMT2MD_bit at PMD5.B7;

sfr unsigned short volatile WDTCON0          absolute 0x80C;
    const register unsigned short int SWDTEN = 0;
    sbit  SWDTEN_bit at WDTCON0.B0;
    const register unsigned short int WDTPS0 = 1;
    sbit  WDTPS0_bit at WDTCON0.B1;
    const register unsigned short int WDTPS1 = 2;
    sbit  WDTPS1_bit at WDTCON0.B2;
    const register unsigned short int WDTPS2 = 3;
    sbit  WDTPS2_bit at WDTCON0.B3;
    const register unsigned short int WDTPS3 = 4;
    sbit  WDTPS3_bit at WDTCON0.B4;
    const register unsigned short int WDTPS4 = 5;
    sbit  WDTPS4_bit at WDTCON0.B5;
    const register unsigned short int WDTSEN = 0;
    sbit  WDTSEN_bit at WDTCON0.B0;

sfr unsigned short volatile WDTCON1          absolute 0x80D;
    const register unsigned short int WDTWINDOW0 = 0;
    sbit  WDTWINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WDTWINDOW1 = 1;
    sbit  WDTWINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WDTWINDOW2 = 2;
    sbit  WDTWINDOW2_bit at WDTCON1.B2;
    const register unsigned short int WDTCS0 = 4;
    sbit  WDTCS0_bit at WDTCON1.B4;
    const register unsigned short int WDTCS1 = 5;
    sbit  WDTCS1_bit at WDTCON1.B5;
    const register unsigned short int WDTCS2 = 6;
    sbit  WDTCS2_bit at WDTCON1.B6;
    const register unsigned short int WINDOW0 = 0;
    sbit  WINDOW0_bit at WDTCON1.B0;
    const register unsigned short int WINDOW1 = 1;
    sbit  WINDOW1_bit at WDTCON1.B1;
    const register unsigned short int WINDOW2 = 2;
    sbit  WINDOW2_bit at WDTCON1.B2;

sfr unsigned short volatile WDTPSL           absolute 0x80E;
    const register unsigned short int PSCNT0 = 0;
    sbit  PSCNT0_bit at WDTPSL.B0;
    const register unsigned short int PSCNT1 = 1;
    sbit  PSCNT1_bit at WDTPSL.B1;
    const register unsigned short int PSCNT2 = 2;
    sbit  PSCNT2_bit at WDTPSL.B2;
    const register unsigned short int PSCNT3 = 3;
    sbit  PSCNT3_bit at WDTPSL.B3;
    const register unsigned short int PSCNT4 = 4;
    sbit  PSCNT4_bit at WDTPSL.B4;
    const register unsigned short int PSCNT5 = 5;
    sbit  PSCNT5_bit at WDTPSL.B5;
    const register unsigned short int PSCNT6 = 6;
    sbit  PSCNT6_bit at WDTPSL.B6;
    const register unsigned short int PSCNT7 = 7;
    sbit  PSCNT7_bit at WDTPSL.B7;
    const register unsigned short int WDTPSCNT0 = 0;
    sbit  WDTPSCNT0_bit at WDTPSL.B0;
    const register unsigned short int WDTPSCNT1 = 1;
    sbit  WDTPSCNT1_bit at WDTPSL.B1;
    const register unsigned short int WDTPSCNT2 = 2;
    sbit  WDTPSCNT2_bit at WDTPSL.B2;
    const register unsigned short int WDTPSCNT3 = 3;
    sbit  WDTPSCNT3_bit at WDTPSL.B3;
    const register unsigned short int WDTPSCNT4 = 4;
    sbit  WDTPSCNT4_bit at WDTPSL.B4;
    const register unsigned short int WDTPSCNT5 = 5;
    sbit  WDTPSCNT5_bit at WDTPSL.B5;
    const register unsigned short int WDTPSCNT6 = 6;
    sbit  WDTPSCNT6_bit at WDTPSL.B6;
    const register unsigned short int WDTPSCNT7 = 7;
    sbit  WDTPSCNT7_bit at WDTPSL.B7;

sfr unsigned short volatile WDTPSH           absolute 0x80F;
    const register unsigned short int PSCNT8 = 0;
    sbit  PSCNT8_bit at WDTPSH.B0;
    const register unsigned short int PSCNT9 = 1;
    sbit  PSCNT9_bit at WDTPSH.B1;
    const register unsigned short int PSCNT10 = 2;
    sbit  PSCNT10_bit at WDTPSH.B2;
    const register unsigned short int PSCNT11 = 3;
    sbit  PSCNT11_bit at WDTPSH.B3;
    const register unsigned short int PSCNT12 = 4;
    sbit  PSCNT12_bit at WDTPSH.B4;
    const register unsigned short int PSCNT13 = 5;
    sbit  PSCNT13_bit at WDTPSH.B5;
    const register unsigned short int PSCNT14 = 6;
    sbit  PSCNT14_bit at WDTPSH.B6;
    const register unsigned short int PSCNT15 = 7;
    sbit  PSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT10 = 2;
    sbit  WDTPSCNT10_bit at WDTPSH.B2;
    const register unsigned short int WDTPSCNT11 = 3;
    sbit  WDTPSCNT11_bit at WDTPSH.B3;
    const register unsigned short int WDTPSCNT12 = 4;
    sbit  WDTPSCNT12_bit at WDTPSH.B4;
    const register unsigned short int WDTPSCNT13 = 5;
    sbit  WDTPSCNT13_bit at WDTPSH.B5;
    const register unsigned short int WDTPSCNT14 = 6;
    sbit  WDTPSCNT14_bit at WDTPSH.B6;
    const register unsigned short int WDTPSCNT15 = 7;
    sbit  WDTPSCNT15_bit at WDTPSH.B7;
    const register unsigned short int WDTPSCNT8 = 0;
    sbit  WDTPSCNT8_bit at WDTPSH.B0;
    const register unsigned short int WDTPSCNT9 = 1;
    sbit  WDTPSCNT9_bit at WDTPSH.B1;

sfr unsigned short volatile WDTTMR           absolute 0x810;
    const register unsigned short int PSCNT16 = 0;
    sbit  PSCNT16_bit at WDTTMR.B0;
    const register unsigned short int PSCNT17 = 1;
    sbit  PSCNT17_bit at WDTTMR.B1;
    const register unsigned short int STATE = 2;
    sbit  STATE_bit at WDTTMR.B2;
    const register unsigned short int WDTTMR0 = 3;
    sbit  WDTTMR0_bit at WDTTMR.B3;
    const register unsigned short int WDTTMR1 = 4;
    sbit  WDTTMR1_bit at WDTTMR.B4;
    const register unsigned short int WDTTMR2 = 5;
    sbit  WDTTMR2_bit at WDTTMR.B5;
    const register unsigned short int WDTTMR3 = 6;
    sbit  WDTTMR3_bit at WDTTMR.B6;
    const register unsigned short int WDTPSCNT16 = 0;
    sbit  WDTPSCNT16_bit at WDTTMR.B0;
    const register unsigned short int WDTPSCNT17 = 1;
    sbit  WDTPSCNT17_bit at WDTTMR.B1;
    const register unsigned short int WDTSTATE = 2;
    sbit  WDTSTATE_bit at WDTTMR.B2;

sfr unsigned short volatile BORCON           absolute 0x811;
    const register unsigned short int BORRDY = 0;
    sbit  BORRDY_bit at BORCON.B0;
    const register unsigned short int SBOREN = 7;
    sbit  SBOREN_bit at BORCON.B7;

sfr unsigned short volatile PCON0            absolute 0x813;
    const register unsigned short int nBOR = 0;
    sbit  nBOR_bit at PCON0.B0;
    const register unsigned short int nPOR = 1;
    sbit  nPOR_bit at PCON0.B1;
    const register unsigned short int nRI = 2;
    sbit  nRI_bit at PCON0.B2;
    const register unsigned short int nRMCLR = 3;
    sbit  nRMCLR_bit at PCON0.B3;
    const register unsigned short int nRWDT = 4;
    sbit  nRWDT_bit at PCON0.B4;
    const register unsigned short int nWDTWV = 5;
    sbit  nWDTWV_bit at PCON0.B5;
    const register unsigned short int STKUNF = 6;
    sbit  STKUNF_bit at PCON0.B6;
    const register unsigned short int STKOVF = 7;
    sbit  STKOVF_bit at PCON0.B7;

sfr unsigned short volatile CCDCON           absolute 0x814;
    const register unsigned short int CCDS0 = 0;
    sbit  CCDS0_bit at CCDCON.B0;
    const register unsigned short int CCDS1 = 1;
    sbit  CCDS1_bit at CCDCON.B1;
    const register unsigned short int CCDEN = 7;
    sbit  CCDEN_bit at CCDCON.B7;

sfr unsigned short volatile NVMADRL          absolute 0x81A;
    const register unsigned short int NVMADR0 = 0;
    sbit  NVMADR0_bit at NVMADRL.B0;
    const register unsigned short int NVMADR1 = 1;
    sbit  NVMADR1_bit at NVMADRL.B1;
    const register unsigned short int NVMADR2 = 2;
    sbit  NVMADR2_bit at NVMADRL.B2;
    const register unsigned short int NVMADR3 = 3;
    sbit  NVMADR3_bit at NVMADRL.B3;
    const register unsigned short int NVMADR4 = 4;
    sbit  NVMADR4_bit at NVMADRL.B4;
    const register unsigned short int NVMADR5 = 5;
    sbit  NVMADR5_bit at NVMADRL.B5;
    const register unsigned short int NVMADR6 = 6;
    sbit  NVMADR6_bit at NVMADRL.B6;
    const register unsigned short int NVMADR7 = 7;
    sbit  NVMADR7_bit at NVMADRL.B7;

sfr unsigned short volatile NVMADRH          absolute 0x81B;
    const register unsigned short int NVMADR8 = 0;
    sbit  NVMADR8_bit at NVMADRH.B0;
    const register unsigned short int NVMADR9 = 1;
    sbit  NVMADR9_bit at NVMADRH.B1;
    const register unsigned short int NVMADR10 = 2;
    sbit  NVMADR10_bit at NVMADRH.B2;
    const register unsigned short int NVMADR11 = 3;
    sbit  NVMADR11_bit at NVMADRH.B3;
    const register unsigned short int NVMADR12 = 4;
    sbit  NVMADR12_bit at NVMADRH.B4;
    const register unsigned short int NVMADR13 = 5;
    sbit  NVMADR13_bit at NVMADRH.B5;
    const register unsigned short int NVMADR14 = 6;
    sbit  NVMADR14_bit at NVMADRH.B6;

sfr unsigned short volatile NVMDATL          absolute 0x81C;
    const register unsigned short int NVMDAT0 = 0;
    sbit  NVMDAT0_bit at NVMDATL.B0;
    const register unsigned short int NVMDAT1 = 1;
    sbit  NVMDAT1_bit at NVMDATL.B1;
    const register unsigned short int NVMDAT2 = 2;
    sbit  NVMDAT2_bit at NVMDATL.B2;
    const register unsigned short int NVMDAT3 = 3;
    sbit  NVMDAT3_bit at NVMDATL.B3;
    const register unsigned short int NVMDAT4 = 4;
    sbit  NVMDAT4_bit at NVMDATL.B4;
    const register unsigned short int NVMDAT5 = 5;
    sbit  NVMDAT5_bit at NVMDATL.B5;
    const register unsigned short int NVMDAT6 = 6;
    sbit  NVMDAT6_bit at NVMDATL.B6;
    const register unsigned short int NVMDAT7 = 7;
    sbit  NVMDAT7_bit at NVMDATL.B7;

sfr unsigned short volatile NVMDATH          absolute 0x81D;
    const register unsigned short int NVMDAT8 = 0;
    sbit  NVMDAT8_bit at NVMDATH.B0;
    const register unsigned short int NVMDAT9 = 1;
    sbit  NVMDAT9_bit at NVMDATH.B1;
    const register unsigned short int NVMDAT10 = 2;
    sbit  NVMDAT10_bit at NVMDATH.B2;
    const register unsigned short int NVMDAT11 = 3;
    sbit  NVMDAT11_bit at NVMDATH.B3;
    const register unsigned short int NVMDAT12 = 4;
    sbit  NVMDAT12_bit at NVMDATH.B4;
    const register unsigned short int NVMDAT13 = 5;
    sbit  NVMDAT13_bit at NVMDATH.B5;

sfr unsigned short volatile NVMCON1          absolute 0x81E;
    const register unsigned short int RD = 0;
    sbit  RD_bit at NVMCON1.B0;
    const register unsigned short int WR = 1;
    sbit  WR_bit at NVMCON1.B1;
    const register unsigned short int WREN = 2;
    sbit  WREN_bit at NVMCON1.B2;
    const register unsigned short int WRERR = 3;
    sbit  WRERR_bit at NVMCON1.B3;
    const register unsigned short int FREE = 4;
    sbit  FREE_bit at NVMCON1.B4;
    const register unsigned short int LWLO = 5;
    sbit  LWLO_bit at NVMCON1.B5;
    const register unsigned short int NVMREGS = 6;
    sbit  NVMREGS_bit at NVMCON1.B6;

sfr unsigned short volatile NVMCON2          absolute 0x81F;
sfr unsigned short volatile CPUDOZE          absolute 0x88C;
    const register unsigned short int DOZE0 = 0;
    sbit  DOZE0_bit at CPUDOZE.B0;
    const register unsigned short int DOZE1 = 1;
    sbit  DOZE1_bit at CPUDOZE.B1;
    const register unsigned short int DOZE2 = 2;
    sbit  DOZE2_bit at CPUDOZE.B2;
    const register unsigned short int DOE = 4;
    sbit  DOE_bit at CPUDOZE.B4;
    const register unsigned short int ROI = 5;
    sbit  ROI_bit at CPUDOZE.B5;
    const register unsigned short int DOZEN = 6;
    sbit  DOZEN_bit at CPUDOZE.B6;
    const register unsigned short int IDLEN = 7;
    sbit  IDLEN_bit at CPUDOZE.B7;

sfr unsigned short volatile OSCCON1          absolute 0x88D;
    const register unsigned short int NDIV0 = 0;
    sbit  NDIV0_bit at OSCCON1.B0;
    const register unsigned short int NDIV1 = 1;
    sbit  NDIV1_bit at OSCCON1.B1;
    const register unsigned short int NDIV2 = 2;
    sbit  NDIV2_bit at OSCCON1.B2;
    const register unsigned short int NDIV3 = 3;
    sbit  NDIV3_bit at OSCCON1.B3;
    const register unsigned short int NOSC0 = 4;
    sbit  NOSC0_bit at OSCCON1.B4;
    const register unsigned short int NOSC1 = 5;
    sbit  NOSC1_bit at OSCCON1.B5;
    const register unsigned short int NOSC2 = 6;
    sbit  NOSC2_bit at OSCCON1.B6;

sfr unsigned short volatile OSCCON2          absolute 0x88E;
    const register unsigned short int CDIV0 = 0;
    sbit  CDIV0_bit at OSCCON2.B0;
    const register unsigned short int CDIV1 = 1;
    sbit  CDIV1_bit at OSCCON2.B1;
    const register unsigned short int CDIV2 = 2;
    sbit  CDIV2_bit at OSCCON2.B2;
    const register unsigned short int CDIV3 = 3;
    sbit  CDIV3_bit at OSCCON2.B3;
    const register unsigned short int COSC0 = 4;
    sbit  COSC0_bit at OSCCON2.B4;
    const register unsigned short int COSC1 = 5;
    sbit  COSC1_bit at OSCCON2.B5;
    const register unsigned short int COSC2 = 6;
    sbit  COSC2_bit at OSCCON2.B6;

sfr unsigned short volatile OSCCON3          absolute 0x88F;
    const register unsigned short int NOSCR = 3;
    sbit  NOSCR_bit at OSCCON3.B3;
    const register unsigned short int ORDY = 4;
    sbit  ORDY_bit at OSCCON3.B4;
    const register unsigned short int SOSCPWR = 6;
    sbit  SOSCPWR_bit at OSCCON3.B6;
    const register unsigned short int CSWHOLD = 7;
    sbit  CSWHOLD_bit at OSCCON3.B7;

sfr unsigned short volatile OSCSTAT          absolute 0x890;
    const register unsigned short int PLLR = 0;
    sbit  PLLR_bit at OSCSTAT.B0;
    const register unsigned short int ADOR = 2;
    sbit  ADOR_bit at OSCSTAT.B2;
    const register unsigned short int SOR = 3;
    sbit  SOR_bit at OSCSTAT.B3;
    const register unsigned short int LFOR = 4;
    sbit  LFOR_bit at OSCSTAT.B4;
    const register unsigned short int MFOR = 5;
    sbit  MFOR_bit at OSCSTAT.B5;
    const register unsigned short int HFOR = 6;
    sbit  HFOR_bit at OSCSTAT.B6;
    const register unsigned short int EXTOR = 7;
    sbit  EXTOR_bit at OSCSTAT.B7;

sfr unsigned short volatile OSCEN            absolute 0x891;
    const register unsigned short int ADOEN = 2;
    sbit  ADOEN_bit at OSCEN.B2;
    const register unsigned short int SOSCEN = 3;
    sbit  SOSCEN_bit at OSCEN.B3;
    const register unsigned short int LFOEN = 4;
    sbit  LFOEN_bit at OSCEN.B4;
    const register unsigned short int MFOEN = 5;
    sbit  MFOEN_bit at OSCEN.B5;
    const register unsigned short int HFOEN = 6;
    sbit  HFOEN_bit at OSCEN.B6;
    const register unsigned short int EXTOEN = 7;
    sbit  EXTOEN_bit at OSCEN.B7;

sfr unsigned short volatile OSCTUNE          absolute 0x892;
    const register unsigned short int HFTUN0 = 0;
    sbit  HFTUN0_bit at OSCTUNE.B0;
    const register unsigned short int HFTUN1 = 1;
    sbit  HFTUN1_bit at OSCTUNE.B1;
    const register unsigned short int HFTUN2 = 2;
    sbit  HFTUN2_bit at OSCTUNE.B2;
    const register unsigned short int HFTUN3 = 3;
    sbit  HFTUN3_bit at OSCTUNE.B3;
    const register unsigned short int HFTUN4 = 4;
    sbit  HFTUN4_bit at OSCTUNE.B4;
    const register unsigned short int HFTUN5 = 5;
    sbit  HFTUN5_bit at OSCTUNE.B5;

sfr unsigned short volatile OSCFRQ           absolute 0x893;
    const register unsigned short int HFFRQ0 = 0;
    sbit  HFFRQ0_bit at OSCFRQ.B0;
    const register unsigned short int HFFRQ1 = 1;
    sbit  HFFRQ1_bit at OSCFRQ.B1;
    const register unsigned short int HFFRQ2 = 2;
    sbit  HFFRQ2_bit at OSCFRQ.B2;

sfr unsigned short volatile CLKRCON          absolute 0x895;
    const register unsigned short int CLKRDIV0 = 0;
    sbit  CLKRDIV0_bit at CLKRCON.B0;
    const register unsigned short int CLKRDIV1 = 1;
    sbit  CLKRDIV1_bit at CLKRCON.B1;
    const register unsigned short int CLKRDIV2 = 2;
    sbit  CLKRDIV2_bit at CLKRCON.B2;
    const register unsigned short int CLKRDC0 = 3;
    sbit  CLKRDC0_bit at CLKRCON.B3;
    const register unsigned short int CLKRDC1 = 4;
    sbit  CLKRDC1_bit at CLKRCON.B4;
    const register unsigned short int CLKREN = 7;
    sbit  CLKREN_bit at CLKRCON.B7;

sfr unsigned short volatile CLKRCLK          absolute 0x896;
    const register unsigned short int CLKRCLK0 = 0;
    sbit  CLKRCLK0_bit at CLKRCLK.B0;
    const register unsigned short int CLKRCLK1 = 1;
    sbit  CLKRCLK1_bit at CLKRCLK.B1;
    const register unsigned short int CLKRCLK2 = 2;
    sbit  CLKRCLK2_bit at CLKRCLK.B2;
    const register unsigned short int CLKRCLK3 = 3;
    sbit  CLKRCLK3_bit at CLKRCLK.B3;

sfr unsigned short volatile MDCON0           absolute 0x897;
    const register unsigned short int MDBIT = 0;
    sbit  MDBIT_bit at MDCON0.B0;
    const register unsigned short int MDOPOL = 4;
    sbit  MDOPOL_bit at MDCON0.B4;
    const register unsigned short int MDOUT = 5;
    sbit  MDOUT_bit at MDCON0.B5;
    const register unsigned short int MDEN = 7;
    sbit  MDEN_bit at MDCON0.B7;

sfr unsigned short volatile MDCON1           absolute 0x898;
    const register unsigned short int MDCLSYNC = 0;
    sbit  MDCLSYNC_bit at MDCON1.B0;
    const register unsigned short int MDCLPOL = 1;
    sbit  MDCLPOL_bit at MDCON1.B1;
    const register unsigned short int MDCHSYNC = 4;
    sbit  MDCHSYNC_bit at MDCON1.B4;
    const register unsigned short int MDCHPOL = 5;
    sbit  MDCHPOL_bit at MDCON1.B5;

sfr unsigned short volatile MDSRC            absolute 0x899;
    const register unsigned short int MDMS0 = 0;
    sbit  MDMS0_bit at MDSRC.B0;
    const register unsigned short int MDMS1 = 1;
    sbit  MDMS1_bit at MDSRC.B1;
    const register unsigned short int MDMS2 = 2;
    sbit  MDMS2_bit at MDSRC.B2;
    const register unsigned short int MDMS3 = 3;
    sbit  MDMS3_bit at MDSRC.B3;
    const register unsigned short int MDMS4 = 4;
    sbit  MDMS4_bit at MDSRC.B4;

sfr unsigned short volatile MDCARL           absolute 0x89A;
    const register unsigned short int MDCL0 = 0;
    sbit  MDCL0_bit at MDCARL.B0;
    const register unsigned short int MDCL1 = 1;
    sbit  MDCL1_bit at MDCARL.B1;
    const register unsigned short int MDCL2 = 2;
    sbit  MDCL2_bit at MDCARL.B2;
    const register unsigned short int MDCL3 = 3;
    sbit  MDCL3_bit at MDCARL.B3;

sfr unsigned short volatile MDCARH           absolute 0x89B;
    const register unsigned short int MDCH0 = 0;
    sbit  MDCH0_bit at MDCARH.B0;
    const register unsigned short int MDCH1 = 1;
    sbit  MDCH1_bit at MDCARH.B1;
    const register unsigned short int MDCH2 = 2;
    sbit  MDCH2_bit at MDCARH.B2;
    const register unsigned short int MDCH3 = 3;
    sbit  MDCH3_bit at MDCARH.B3;

sfr unsigned short volatile FVRCON           absolute 0x90C;
    const register unsigned short int ADFVR0 = 0;
    sbit  ADFVR0_bit at FVRCON.B0;
    const register unsigned short int ADFVR1 = 1;
    sbit  ADFVR1_bit at FVRCON.B1;
    const register unsigned short int CDAFVR0 = 2;
    sbit  CDAFVR0_bit at FVRCON.B2;
    const register unsigned short int CDAFVR1 = 3;
    sbit  CDAFVR1_bit at FVRCON.B3;
    const register unsigned short int TSRNG = 4;
    sbit  TSRNG_bit at FVRCON.B4;
    const register unsigned short int TSEN = 5;
    sbit  TSEN_bit at FVRCON.B5;
    const register unsigned short int FVRRDY = 6;
    sbit  FVRRDY_bit at FVRCON.B6;
    const register unsigned short int FVREN = 7;
    sbit  FVREN_bit at FVRCON.B7;

sfr unsigned short volatile DAC1CON0         absolute 0x90E;
    const register unsigned short int DAC1NSS = 0;
    sbit  DAC1NSS_bit at DAC1CON0.B0;
    const register unsigned short int DAC1PSS0 = 2;
    sbit  DAC1PSS0_bit at DAC1CON0.B2;
    const register unsigned short int DAC1PSS1 = 3;
    sbit  DAC1PSS1_bit at DAC1CON0.B3;
    const register unsigned short int DAC1OE2 = 4;
    sbit  DAC1OE2_bit at DAC1CON0.B4;
    const register unsigned short int DAC1OE1 = 5;
    sbit  DAC1OE1_bit at DAC1CON0.B5;
    const register unsigned short int DAC1EN = 7;
    sbit  DAC1EN_bit at DAC1CON0.B7;
    const register unsigned short int NSS = 0;
    sbit  NSS_bit at DAC1CON0.B0;
    const register unsigned short int OE1 = 5;
    sbit  OE1_bit at DAC1CON0.B5;
    const register unsigned short int OE2 = 4;
    sbit  OE2_bit at DAC1CON0.B4;
    const register unsigned short int PSS0 = 2;
    sbit  PSS0_bit at DAC1CON0.B2;
    const register unsigned short int PSS1 = 3;
    sbit  PSS1_bit at DAC1CON0.B3;

sfr unsigned short volatile DAC1CON1         absolute 0x90F;
    const register unsigned short int DAC1R0 = 0;
    sbit  DAC1R0_bit at DAC1CON1.B0;
    const register unsigned short int DAC1R1 = 1;
    sbit  DAC1R1_bit at DAC1CON1.B1;
    const register unsigned short int DAC1R2 = 2;
    sbit  DAC1R2_bit at DAC1CON1.B2;
    const register unsigned short int DAC1R3 = 3;
    sbit  DAC1R3_bit at DAC1CON1.B3;
    const register unsigned short int DAC1R4 = 4;
    sbit  DAC1R4_bit at DAC1CON1.B4;

sfr unsigned short volatile ZCDCON           absolute 0x91F;
    const register unsigned short int ZCDINTN = 0;
    sbit  ZCDINTN_bit at ZCDCON.B0;
    const register unsigned short int ZCDINTP = 1;
    sbit  ZCDINTP_bit at ZCDCON.B1;
    const register unsigned short int ZCDPOL = 4;
    sbit  ZCDPOL_bit at ZCDCON.B4;
    const register unsigned short int ZCDOUT = 5;
    sbit  ZCDOUT_bit at ZCDCON.B5;
    const register unsigned short int ZCDSEN = 7;
    sbit  ZCDSEN_bit at ZCDCON.B7;

sfr unsigned short volatile CMOUT            absolute 0x98F;
    const register unsigned short int MC1OUT = 0;
    sbit  MC1OUT_bit at CMOUT.B0;
    const register unsigned short int MC2OUT = 1;
    sbit  MC2OUT_bit at CMOUT.B1;

sfr unsigned short volatile CMSTAT           absolute 0x98F;
sfr unsigned short volatile CM1CON0          absolute 0x990;
    const register unsigned short int C1SYNC = 0;
    sbit  C1SYNC_bit at CM1CON0.B0;
    const register unsigned short int C1HYS = 1;
    sbit  C1HYS_bit at CM1CON0.B1;
    const register unsigned short int C1SP = 2;
    sbit  C1SP_bit at CM1CON0.B2;
    const register unsigned short int C1POL = 4;
    sbit  C1POL_bit at CM1CON0.B4;
    const register unsigned short int C1ON = 7;
    sbit  C1ON_bit at CM1CON0.B7;

sfr unsigned short volatile CM1CON1          absolute 0x991;
    const register unsigned short int C1INTN = 0;
    sbit  C1INTN_bit at CM1CON1.B0;
    const register unsigned short int C1INTP = 1;
    sbit  C1INTP_bit at CM1CON1.B1;

sfr unsigned short volatile CM1NSEL          absolute 0x992;
    const register unsigned short int C1NCH0 = 0;
    sbit  C1NCH0_bit at CM1NSEL.B0;
    const register unsigned short int C1NCH1 = 1;
    sbit  C1NCH1_bit at CM1NSEL.B1;
    const register unsigned short int C1NCH2 = 2;
    sbit  C1NCH2_bit at CM1NSEL.B2;

sfr unsigned short volatile CM1PSEL          absolute 0x993;
    const register unsigned short int C1PCH0 = 0;
    sbit  C1PCH0_bit at CM1PSEL.B0;
    const register unsigned short int C1PCH1 = 1;
    sbit  C1PCH1_bit at CM1PSEL.B1;
    const register unsigned short int C1PCH2 = 2;
    sbit  C1PCH2_bit at CM1PSEL.B2;

sfr unsigned short volatile CM2CON0          absolute 0x994;
    const register unsigned short int C2SYNC = 0;
    sbit  C2SYNC_bit at CM2CON0.B0;
    const register unsigned short int C2HYS = 1;
    sbit  C2HYS_bit at CM2CON0.B1;
    const register unsigned short int C2SP = 2;
    sbit  C2SP_bit at CM2CON0.B2;
    const register unsigned short int C2POL = 4;
    sbit  C2POL_bit at CM2CON0.B4;
    const register unsigned short int C2ON = 7;
    sbit  C2ON_bit at CM2CON0.B7;

sfr unsigned short volatile CM2CON1          absolute 0x995;
    const register unsigned short int C2INTN = 0;
    sbit  C2INTN_bit at CM2CON1.B0;
    const register unsigned short int C2INTP = 1;
    sbit  C2INTP_bit at CM2CON1.B1;

sfr unsigned short volatile CM2NSEL          absolute 0x996;
    const register unsigned short int C2NCH0 = 0;
    sbit  C2NCH0_bit at CM2NSEL.B0;
    const register unsigned short int C2NCH1 = 1;
    sbit  C2NCH1_bit at CM2NSEL.B1;
    const register unsigned short int C2NCH2 = 2;
    sbit  C2NCH2_bit at CM2NSEL.B2;

sfr unsigned short volatile CM2PSEL          absolute 0x997;
    const register unsigned short int C2PCH0 = 0;
    sbit  C2PCH0_bit at CM2PSEL.B0;
    const register unsigned short int C2PCH1 = 1;
    sbit  C2PCH1_bit at CM2PSEL.B1;
    const register unsigned short int C2PCH2 = 2;
    sbit  C2PCH2_bit at CM2PSEL.B2;

sfr unsigned short volatile CLCDATA          absolute 0x1E0F;
    const register unsigned short int MLC1OUT = 0;
    sbit  MLC1OUT_bit at CLCDATA.B0;
    const register unsigned short int MLC2OUT = 1;
    sbit  MLC2OUT_bit at CLCDATA.B1;
    const register unsigned short int MLC3OUT = 2;
    sbit  MLC3OUT_bit at CLCDATA.B2;
    const register unsigned short int MLC4OUT = 3;
    sbit  MLC4OUT_bit at CLCDATA.B3;

sfr unsigned short volatile CLC1CON          absolute 0x1E10;
    const register unsigned short int LC1MODE0 = 0;
    sbit  LC1MODE0_bit at CLC1CON.B0;
    const register unsigned short int LC1MODE1 = 1;
    sbit  LC1MODE1_bit at CLC1CON.B1;
    const register unsigned short int LC1MODE2 = 2;
    sbit  LC1MODE2_bit at CLC1CON.B2;
    const register unsigned short int LC1INTN = 3;
    sbit  LC1INTN_bit at CLC1CON.B3;
    const register unsigned short int LC1INTP = 4;
    sbit  LC1INTP_bit at CLC1CON.B4;
    const register unsigned short int LC1OUT = 5;
    sbit  LC1OUT_bit at CLC1CON.B5;
    const register unsigned short int LC1EN = 7;
    sbit  LC1EN_bit at CLC1CON.B7;

sfr unsigned short volatile CLC1POL          absolute 0x1E11;
    const register unsigned short int LC1G1POL = 0;
    sbit  LC1G1POL_bit at CLC1POL.B0;
    const register unsigned short int LC1G2POL = 1;
    sbit  LC1G2POL_bit at CLC1POL.B1;
    const register unsigned short int LC1G3POL = 2;
    sbit  LC1G3POL_bit at CLC1POL.B2;
    const register unsigned short int LC1G4POL = 3;
    sbit  LC1G4POL_bit at CLC1POL.B3;
    const register unsigned short int LC1POL = 7;
    sbit  LC1POL_bit at CLC1POL.B7;

sfr unsigned short volatile CLC1SEL0         absolute 0x1E12;
    const register unsigned short int LC1D1S0 = 0;
    sbit  LC1D1S0_bit at CLC1SEL0.B0;
    const register unsigned short int LC1D1S1 = 1;
    sbit  LC1D1S1_bit at CLC1SEL0.B1;
    const register unsigned short int LC1D1S2 = 2;
    sbit  LC1D1S2_bit at CLC1SEL0.B2;
    const register unsigned short int LC1D1S3 = 3;
    sbit  LC1D1S3_bit at CLC1SEL0.B3;
    const register unsigned short int LC1D1S4 = 4;
    sbit  LC1D1S4_bit at CLC1SEL0.B4;
    const register unsigned short int LC1D1S5 = 5;
    sbit  LC1D1S5_bit at CLC1SEL0.B5;
    const register unsigned short int LC1D1S6 = 6;
    sbit  LC1D1S6_bit at CLC1SEL0.B6;
    const register unsigned short int LC1D1S7 = 7;
    sbit  LC1D1S7_bit at CLC1SEL0.B7;

sfr unsigned short volatile CLC1SEL1         absolute 0x1E13;
    const register unsigned short int LC1D2S0 = 0;
    sbit  LC1D2S0_bit at CLC1SEL1.B0;
    const register unsigned short int LC1D2S1 = 1;
    sbit  LC1D2S1_bit at CLC1SEL1.B1;
    const register unsigned short int LC1D2S2 = 2;
    sbit  LC1D2S2_bit at CLC1SEL1.B2;
    const register unsigned short int LC1D2S3 = 3;
    sbit  LC1D2S3_bit at CLC1SEL1.B3;
    const register unsigned short int LC1D2S4 = 4;
    sbit  LC1D2S4_bit at CLC1SEL1.B4;
    const register unsigned short int LC1D2S5 = 5;
    sbit  LC1D2S5_bit at CLC1SEL1.B5;
    const register unsigned short int LC1D2S6 = 6;
    sbit  LC1D2S6_bit at CLC1SEL1.B6;
    const register unsigned short int LC1D2S7 = 7;
    sbit  LC1D2S7_bit at CLC1SEL1.B7;

sfr unsigned short volatile CLC1SEL2         absolute 0x1E14;
    const register unsigned short int LC1D3S0 = 0;
    sbit  LC1D3S0_bit at CLC1SEL2.B0;
    const register unsigned short int LC1D3S1 = 1;
    sbit  LC1D3S1_bit at CLC1SEL2.B1;
    const register unsigned short int LC1D3S2 = 2;
    sbit  LC1D3S2_bit at CLC1SEL2.B2;
    const register unsigned short int LC1D3S3 = 3;
    sbit  LC1D3S3_bit at CLC1SEL2.B3;
    const register unsigned short int LC1D3S4 = 4;
    sbit  LC1D3S4_bit at CLC1SEL2.B4;
    const register unsigned short int LC1D3S5 = 5;
    sbit  LC1D3S5_bit at CLC1SEL2.B5;
    const register unsigned short int LC1D3S6 = 6;
    sbit  LC1D3S6_bit at CLC1SEL2.B6;
    const register unsigned short int LC1D3S7 = 7;
    sbit  LC1D3S7_bit at CLC1SEL2.B7;

sfr unsigned short volatile CLC1SEL3         absolute 0x1E15;
    const register unsigned short int LC1D4S0 = 0;
    sbit  LC1D4S0_bit at CLC1SEL3.B0;
    const register unsigned short int LC1D4S1 = 1;
    sbit  LC1D4S1_bit at CLC1SEL3.B1;
    const register unsigned short int LC1D4S2 = 2;
    sbit  LC1D4S2_bit at CLC1SEL3.B2;
    const register unsigned short int LC1D4S3 = 3;
    sbit  LC1D4S3_bit at CLC1SEL3.B3;
    const register unsigned short int LC1D4S4 = 4;
    sbit  LC1D4S4_bit at CLC1SEL3.B4;
    const register unsigned short int LC1D4S5 = 5;
    sbit  LC1D4S5_bit at CLC1SEL3.B5;
    const register unsigned short int LC1D4S6 = 6;
    sbit  LC1D4S6_bit at CLC1SEL3.B6;
    const register unsigned short int LC1D4S7 = 7;
    sbit  LC1D4S7_bit at CLC1SEL3.B7;

sfr unsigned short volatile CLC1GLS0         absolute 0x1E16;
    const register unsigned short int LC1G1D1N = 0;
    sbit  LC1G1D1N_bit at CLC1GLS0.B0;
    const register unsigned short int LC1G1D1T = 1;
    sbit  LC1G1D1T_bit at CLC1GLS0.B1;
    const register unsigned short int LC1G1D2N = 2;
    sbit  LC1G1D2N_bit at CLC1GLS0.B2;
    const register unsigned short int LC1G1D2T = 3;
    sbit  LC1G1D2T_bit at CLC1GLS0.B3;
    const register unsigned short int LC1G1D3N = 4;
    sbit  LC1G1D3N_bit at CLC1GLS0.B4;
    const register unsigned short int LC1G1D3T = 5;
    sbit  LC1G1D3T_bit at CLC1GLS0.B5;
    const register unsigned short int LC1G1D4N = 6;
    sbit  LC1G1D4N_bit at CLC1GLS0.B6;
    const register unsigned short int LC1G1D4T = 7;
    sbit  LC1G1D4T_bit at CLC1GLS0.B7;

sfr unsigned short volatile CLC1GLS1         absolute 0x1E17;
    const register unsigned short int LC1G2D1N = 0;
    sbit  LC1G2D1N_bit at CLC1GLS1.B0;
    const register unsigned short int LC1G2D1T = 1;
    sbit  LC1G2D1T_bit at CLC1GLS1.B1;
    const register unsigned short int LC1G2D2N = 2;
    sbit  LC1G2D2N_bit at CLC1GLS1.B2;
    const register unsigned short int LC1G2D2T = 3;
    sbit  LC1G2D2T_bit at CLC1GLS1.B3;
    const register unsigned short int LC1G2D3N = 4;
    sbit  LC1G2D3N_bit at CLC1GLS1.B4;
    const register unsigned short int LC1G2D3T = 5;
    sbit  LC1G2D3T_bit at CLC1GLS1.B5;
    const register unsigned short int LC1G2D4N = 6;
    sbit  LC1G2D4N_bit at CLC1GLS1.B6;
    const register unsigned short int LC1G2D4T = 7;
    sbit  LC1G2D4T_bit at CLC1GLS1.B7;

sfr unsigned short volatile CLC1GLS2         absolute 0x1E18;
    const register unsigned short int LC1G3D1N = 0;
    sbit  LC1G3D1N_bit at CLC1GLS2.B0;
    const register unsigned short int LC1G3D1T = 1;
    sbit  LC1G3D1T_bit at CLC1GLS2.B1;
    const register unsigned short int LC1G3D2N = 2;
    sbit  LC1G3D2N_bit at CLC1GLS2.B2;
    const register unsigned short int LC1G3D2T = 3;
    sbit  LC1G3D2T_bit at CLC1GLS2.B3;
    const register unsigned short int LC1G3D3N = 4;
    sbit  LC1G3D3N_bit at CLC1GLS2.B4;
    const register unsigned short int LC1G3D3T = 5;
    sbit  LC1G3D3T_bit at CLC1GLS2.B5;
    const register unsigned short int LC1G3D4N = 6;
    sbit  LC1G3D4N_bit at CLC1GLS2.B6;
    const register unsigned short int LC1G3D4T = 7;
    sbit  LC1G3D4T_bit at CLC1GLS2.B7;

sfr unsigned short volatile CLC1GLS3         absolute 0x1E19;
    const register unsigned short int LC1G4D1N = 0;
    sbit  LC1G4D1N_bit at CLC1GLS3.B0;
    const register unsigned short int LC1G4D1T = 1;
    sbit  LC1G4D1T_bit at CLC1GLS3.B1;
    const register unsigned short int LC1G4D2N = 2;
    sbit  LC1G4D2N_bit at CLC1GLS3.B2;
    const register unsigned short int LC1G4D2T = 3;
    sbit  LC1G4D2T_bit at CLC1GLS3.B3;
    const register unsigned short int LC1G4D3N = 4;
    sbit  LC1G4D3N_bit at CLC1GLS3.B4;
    const register unsigned short int LC1G4D3T = 5;
    sbit  LC1G4D3T_bit at CLC1GLS3.B5;
    const register unsigned short int LC1G4D4N = 6;
    sbit  LC1G4D4N_bit at CLC1GLS3.B6;
    const register unsigned short int LC1G4D4T = 7;
    sbit  LC1G4D4T_bit at CLC1GLS3.B7;

sfr unsigned short volatile CLC2CON          absolute 0x1E1A;
    const register unsigned short int LC2MODE0 = 0;
    sbit  LC2MODE0_bit at CLC2CON.B0;
    const register unsigned short int LC2MODE1 = 1;
    sbit  LC2MODE1_bit at CLC2CON.B1;
    const register unsigned short int LC2MODE2 = 2;
    sbit  LC2MODE2_bit at CLC2CON.B2;
    const register unsigned short int LC2INTN = 3;
    sbit  LC2INTN_bit at CLC2CON.B3;
    const register unsigned short int LC2INTP = 4;
    sbit  LC2INTP_bit at CLC2CON.B4;
    const register unsigned short int LC2OUT = 5;
    sbit  LC2OUT_bit at CLC2CON.B5;
    const register unsigned short int LC2EN = 7;
    sbit  LC2EN_bit at CLC2CON.B7;

sfr unsigned short volatile CLC2POL          absolute 0x1E1B;
    const register unsigned short int LC2G1POL = 0;
    sbit  LC2G1POL_bit at CLC2POL.B0;
    const register unsigned short int LC2G2POL = 1;
    sbit  LC2G2POL_bit at CLC2POL.B1;
    const register unsigned short int LC2G3POL = 2;
    sbit  LC2G3POL_bit at CLC2POL.B2;
    const register unsigned short int LC2G4POL = 3;
    sbit  LC2G4POL_bit at CLC2POL.B3;
    const register unsigned short int LC2POL = 7;
    sbit  LC2POL_bit at CLC2POL.B7;

sfr unsigned short volatile CLC2SEL0         absolute 0x1E1C;
    const register unsigned short int LC2D1S0 = 0;
    sbit  LC2D1S0_bit at CLC2SEL0.B0;
    const register unsigned short int LC2D1S1 = 1;
    sbit  LC2D1S1_bit at CLC2SEL0.B1;
    const register unsigned short int LC2D1S2 = 2;
    sbit  LC2D1S2_bit at CLC2SEL0.B2;
    const register unsigned short int LC2D1S3 = 3;
    sbit  LC2D1S3_bit at CLC2SEL0.B3;
    const register unsigned short int LC2D1S4 = 4;
    sbit  LC2D1S4_bit at CLC2SEL0.B4;
    const register unsigned short int LC2D1S5 = 5;
    sbit  LC2D1S5_bit at CLC2SEL0.B5;
    const register unsigned short int LC2D1S6 = 6;
    sbit  LC2D1S6_bit at CLC2SEL0.B6;
    const register unsigned short int LC2D1S7 = 7;
    sbit  LC2D1S7_bit at CLC2SEL0.B7;

sfr unsigned short volatile CLC2SEL1         absolute 0x1E1D;
    const register unsigned short int LC2D2S0 = 0;
    sbit  LC2D2S0_bit at CLC2SEL1.B0;
    const register unsigned short int LC2D2S1 = 1;
    sbit  LC2D2S1_bit at CLC2SEL1.B1;
    const register unsigned short int LC2D2S2 = 2;
    sbit  LC2D2S2_bit at CLC2SEL1.B2;
    const register unsigned short int LC2D2S3 = 3;
    sbit  LC2D2S3_bit at CLC2SEL1.B3;
    const register unsigned short int LC2D2S4 = 4;
    sbit  LC2D2S4_bit at CLC2SEL1.B4;
    const register unsigned short int LC2D2S5 = 5;
    sbit  LC2D2S5_bit at CLC2SEL1.B5;
    const register unsigned short int LC2D2S6 = 6;
    sbit  LC2D2S6_bit at CLC2SEL1.B6;
    const register unsigned short int LC2D2S7 = 7;
    sbit  LC2D2S7_bit at CLC2SEL1.B7;

sfr unsigned short volatile CLC2SEL2         absolute 0x1E1E;
    const register unsigned short int LC2D3S0 = 0;
    sbit  LC2D3S0_bit at CLC2SEL2.B0;
    const register unsigned short int LC2D3S1 = 1;
    sbit  LC2D3S1_bit at CLC2SEL2.B1;
    const register unsigned short int LC2D3S2 = 2;
    sbit  LC2D3S2_bit at CLC2SEL2.B2;
    const register unsigned short int LC2D3S3 = 3;
    sbit  LC2D3S3_bit at CLC2SEL2.B3;
    const register unsigned short int LC2D3S4 = 4;
    sbit  LC2D3S4_bit at CLC2SEL2.B4;
    const register unsigned short int LC2D3S5 = 5;
    sbit  LC2D3S5_bit at CLC2SEL2.B5;
    const register unsigned short int LC2D3S6 = 6;
    sbit  LC2D3S6_bit at CLC2SEL2.B6;
    const register unsigned short int LC2D3S7 = 7;
    sbit  LC2D3S7_bit at CLC2SEL2.B7;

sfr unsigned short volatile CLC2SEL3         absolute 0x1E1F;
    const register unsigned short int LC2D4S0 = 0;
    sbit  LC2D4S0_bit at CLC2SEL3.B0;
    const register unsigned short int LC2D4S1 = 1;
    sbit  LC2D4S1_bit at CLC2SEL3.B1;
    const register unsigned short int LC2D4S2 = 2;
    sbit  LC2D4S2_bit at CLC2SEL3.B2;
    const register unsigned short int LC2D4S3 = 3;
    sbit  LC2D4S3_bit at CLC2SEL3.B3;
    const register unsigned short int LC2D4S4 = 4;
    sbit  LC2D4S4_bit at CLC2SEL3.B4;
    const register unsigned short int LC2D4S5 = 5;
    sbit  LC2D4S5_bit at CLC2SEL3.B5;
    const register unsigned short int LC2D4S6 = 6;
    sbit  LC2D4S6_bit at CLC2SEL3.B6;
    const register unsigned short int LC2D4S7 = 7;
    sbit  LC2D4S7_bit at CLC2SEL3.B7;

sfr unsigned short volatile CLC2GLS0         absolute 0x1E20;
    const register unsigned short int LC2G1D1N = 0;
    sbit  LC2G1D1N_bit at CLC2GLS0.B0;
    const register unsigned short int LC2G1D1T = 1;
    sbit  LC2G1D1T_bit at CLC2GLS0.B1;
    const register unsigned short int LC2G1D2N = 2;
    sbit  LC2G1D2N_bit at CLC2GLS0.B2;
    const register unsigned short int LC2G1D2T = 3;
    sbit  LC2G1D2T_bit at CLC2GLS0.B3;
    const register unsigned short int LC2G1D3N = 4;
    sbit  LC2G1D3N_bit at CLC2GLS0.B4;
    const register unsigned short int LC2G1D3T = 5;
    sbit  LC2G1D3T_bit at CLC2GLS0.B5;
    const register unsigned short int LC2G1D4N = 6;
    sbit  LC2G1D4N_bit at CLC2GLS0.B6;
    const register unsigned short int LC2G1D4T = 7;
    sbit  LC2G1D4T_bit at CLC2GLS0.B7;

sfr unsigned short volatile CLC2GLS1         absolute 0x1E21;
    const register unsigned short int LC2G2D1N = 0;
    sbit  LC2G2D1N_bit at CLC2GLS1.B0;
    const register unsigned short int LC2G2D1T = 1;
    sbit  LC2G2D1T_bit at CLC2GLS1.B1;
    const register unsigned short int LC2G2D2N = 2;
    sbit  LC2G2D2N_bit at CLC2GLS1.B2;
    const register unsigned short int LC2G2D2T = 3;
    sbit  LC2G2D2T_bit at CLC2GLS1.B3;
    const register unsigned short int LC2G2D3N = 4;
    sbit  LC2G2D3N_bit at CLC2GLS1.B4;
    const register unsigned short int LC2G2D3T = 5;
    sbit  LC2G2D3T_bit at CLC2GLS1.B5;
    const register unsigned short int LC2G2D4N = 6;
    sbit  LC2G2D4N_bit at CLC2GLS1.B6;
    const register unsigned short int LC2G2D4T = 7;
    sbit  LC2G2D4T_bit at CLC2GLS1.B7;

sfr unsigned short volatile CLC2GLS2         absolute 0x1E22;
    const register unsigned short int LC2G3D1N = 0;
    sbit  LC2G3D1N_bit at CLC2GLS2.B0;
    const register unsigned short int LC2G3D1T = 1;
    sbit  LC2G3D1T_bit at CLC2GLS2.B1;
    const register unsigned short int LC2G3D2N = 2;
    sbit  LC2G3D2N_bit at CLC2GLS2.B2;
    const register unsigned short int LC2G3D2T = 3;
    sbit  LC2G3D2T_bit at CLC2GLS2.B3;
    const register unsigned short int LC2G3D3N = 4;
    sbit  LC2G3D3N_bit at CLC2GLS2.B4;
    const register unsigned short int LC2G3D3T = 5;
    sbit  LC2G3D3T_bit at CLC2GLS2.B5;
    const register unsigned short int LC2G3D4N = 6;
    sbit  LC2G3D4N_bit at CLC2GLS2.B6;
    const register unsigned short int LC2G3D4T = 7;
    sbit  LC2G3D4T_bit at CLC2GLS2.B7;

sfr unsigned short volatile CLC2GLS3         absolute 0x1E23;
    const register unsigned short int LC2G4D1N = 0;
    sbit  LC2G4D1N_bit at CLC2GLS3.B0;
    const register unsigned short int LC2G4D1T = 1;
    sbit  LC2G4D1T_bit at CLC2GLS3.B1;
    const register unsigned short int LC2G4D2N = 2;
    sbit  LC2G4D2N_bit at CLC2GLS3.B2;
    const register unsigned short int LC2G4D2T = 3;
    sbit  LC2G4D2T_bit at CLC2GLS3.B3;
    const register unsigned short int LC2G4D3N = 4;
    sbit  LC2G4D3N_bit at CLC2GLS3.B4;
    const register unsigned short int LC2G4D3T = 5;
    sbit  LC2G4D3T_bit at CLC2GLS3.B5;
    const register unsigned short int LC2G4D4N = 6;
    sbit  LC2G4D4N_bit at CLC2GLS3.B6;
    const register unsigned short int LC2G4D4T = 7;
    sbit  LC2G4D4T_bit at CLC2GLS3.B7;

sfr unsigned short volatile CLC3CON          absolute 0x1E24;
    const register unsigned short int LC3MODE0 = 0;
    sbit  LC3MODE0_bit at CLC3CON.B0;
    const register unsigned short int LC3MODE1 = 1;
    sbit  LC3MODE1_bit at CLC3CON.B1;
    const register unsigned short int LC3MODE2 = 2;
    sbit  LC3MODE2_bit at CLC3CON.B2;
    const register unsigned short int LC3INTN = 3;
    sbit  LC3INTN_bit at CLC3CON.B3;
    const register unsigned short int LC3INTP = 4;
    sbit  LC3INTP_bit at CLC3CON.B4;
    const register unsigned short int LC3OUT = 5;
    sbit  LC3OUT_bit at CLC3CON.B5;
    const register unsigned short int LC3EN = 7;
    sbit  LC3EN_bit at CLC3CON.B7;

sfr unsigned short volatile CLC3POL          absolute 0x1E25;
    const register unsigned short int LC3G1POL = 0;
    sbit  LC3G1POL_bit at CLC3POL.B0;
    const register unsigned short int LC3G2POL = 1;
    sbit  LC3G2POL_bit at CLC3POL.B1;
    const register unsigned short int LC3G3POL = 2;
    sbit  LC3G3POL_bit at CLC3POL.B2;
    const register unsigned short int LC3G4POL = 3;
    sbit  LC3G4POL_bit at CLC3POL.B3;
    const register unsigned short int LC3POL = 7;
    sbit  LC3POL_bit at CLC3POL.B7;

sfr unsigned short volatile CLC3SEL0         absolute 0x1E26;
    const register unsigned short int LC3D1S0 = 0;
    sbit  LC3D1S0_bit at CLC3SEL0.B0;
    const register unsigned short int LC3D1S1 = 1;
    sbit  LC3D1S1_bit at CLC3SEL0.B1;
    const register unsigned short int LC3D1S2 = 2;
    sbit  LC3D1S2_bit at CLC3SEL0.B2;
    const register unsigned short int LC3D1S3 = 3;
    sbit  LC3D1S3_bit at CLC3SEL0.B3;
    const register unsigned short int LC3D1S4 = 4;
    sbit  LC3D1S4_bit at CLC3SEL0.B4;
    const register unsigned short int LC3D1S5 = 5;
    sbit  LC3D1S5_bit at CLC3SEL0.B5;
    const register unsigned short int LC3D1S6 = 6;
    sbit  LC3D1S6_bit at CLC3SEL0.B6;
    const register unsigned short int LC3D1S7 = 7;
    sbit  LC3D1S7_bit at CLC3SEL0.B7;

sfr unsigned short volatile CLC3SEL1         absolute 0x1E27;
    const register unsigned short int LC3D2S0 = 0;
    sbit  LC3D2S0_bit at CLC3SEL1.B0;
    const register unsigned short int LC3D2S1 = 1;
    sbit  LC3D2S1_bit at CLC3SEL1.B1;
    const register unsigned short int LC3D2S2 = 2;
    sbit  LC3D2S2_bit at CLC3SEL1.B2;
    const register unsigned short int LC3D2S3 = 3;
    sbit  LC3D2S3_bit at CLC3SEL1.B3;
    const register unsigned short int LC3D2S4 = 4;
    sbit  LC3D2S4_bit at CLC3SEL1.B4;
    const register unsigned short int LC3D2S5 = 5;
    sbit  LC3D2S5_bit at CLC3SEL1.B5;
    const register unsigned short int LC3D2S6 = 6;
    sbit  LC3D2S6_bit at CLC3SEL1.B6;
    const register unsigned short int LC3D2S7 = 7;
    sbit  LC3D2S7_bit at CLC3SEL1.B7;

sfr unsigned short volatile CLC3SEL2         absolute 0x1E28;
    const register unsigned short int LC3D3S0 = 0;
    sbit  LC3D3S0_bit at CLC3SEL2.B0;
    const register unsigned short int LC3D3S1 = 1;
    sbit  LC3D3S1_bit at CLC3SEL2.B1;
    const register unsigned short int LC3D3S2 = 2;
    sbit  LC3D3S2_bit at CLC3SEL2.B2;
    const register unsigned short int LC3D3S3 = 3;
    sbit  LC3D3S3_bit at CLC3SEL2.B3;
    const register unsigned short int LC3D3S4 = 4;
    sbit  LC3D3S4_bit at CLC3SEL2.B4;
    const register unsigned short int LC3D3S5 = 5;
    sbit  LC3D3S5_bit at CLC3SEL2.B5;
    const register unsigned short int LC3D3S6 = 6;
    sbit  LC3D3S6_bit at CLC3SEL2.B6;
    const register unsigned short int LC3D3S7 = 7;
    sbit  LC3D3S7_bit at CLC3SEL2.B7;

sfr unsigned short volatile CLC3SEL3         absolute 0x1E29;
    const register unsigned short int LC3D4S0 = 0;
    sbit  LC3D4S0_bit at CLC3SEL3.B0;
    const register unsigned short int LC3D4S1 = 1;
    sbit  LC3D4S1_bit at CLC3SEL3.B1;
    const register unsigned short int LC3D4S2 = 2;
    sbit  LC3D4S2_bit at CLC3SEL3.B2;
    const register unsigned short int LC3D4S3 = 3;
    sbit  LC3D4S3_bit at CLC3SEL3.B3;
    const register unsigned short int LC3D4S4 = 4;
    sbit  LC3D4S4_bit at CLC3SEL3.B4;
    const register unsigned short int LC3D4S5 = 5;
    sbit  LC3D4S5_bit at CLC3SEL3.B5;
    const register unsigned short int LC3D4S6 = 6;
    sbit  LC3D4S6_bit at CLC3SEL3.B6;
    const register unsigned short int LC3D4S7 = 7;
    sbit  LC3D4S7_bit at CLC3SEL3.B7;

sfr unsigned short volatile CLC3GLS0         absolute 0x1E2A;
    const register unsigned short int LC3G1D1N = 0;
    sbit  LC3G1D1N_bit at CLC3GLS0.B0;
    const register unsigned short int LC3G1D1T = 1;
    sbit  LC3G1D1T_bit at CLC3GLS0.B1;
    const register unsigned short int LC3G1D2N = 2;
    sbit  LC3G1D2N_bit at CLC3GLS0.B2;
    const register unsigned short int LC3G1D2T = 3;
    sbit  LC3G1D2T_bit at CLC3GLS0.B3;
    const register unsigned short int LC3G1D3N = 4;
    sbit  LC3G1D3N_bit at CLC3GLS0.B4;
    const register unsigned short int LC3G1D3T = 5;
    sbit  LC3G1D3T_bit at CLC3GLS0.B5;
    const register unsigned short int LC3G1D4N = 6;
    sbit  LC3G1D4N_bit at CLC3GLS0.B6;
    const register unsigned short int LC3G1D4T = 7;
    sbit  LC3G1D4T_bit at CLC3GLS0.B7;

sfr unsigned short volatile CLC3GLS1         absolute 0x1E2B;
    const register unsigned short int LC3G2D1N = 0;
    sbit  LC3G2D1N_bit at CLC3GLS1.B0;
    const register unsigned short int LC3G2D1T = 1;
    sbit  LC3G2D1T_bit at CLC3GLS1.B1;
    const register unsigned short int LC3G2D2N = 2;
    sbit  LC3G2D2N_bit at CLC3GLS1.B2;
    const register unsigned short int LC3G2D2T = 3;
    sbit  LC3G2D2T_bit at CLC3GLS1.B3;
    const register unsigned short int LC3G2D3N = 4;
    sbit  LC3G2D3N_bit at CLC3GLS1.B4;
    const register unsigned short int LC3G2D3T = 5;
    sbit  LC3G2D3T_bit at CLC3GLS1.B5;
    const register unsigned short int LC3G2D4N = 6;
    sbit  LC3G2D4N_bit at CLC3GLS1.B6;
    const register unsigned short int LC3G2D4T = 7;
    sbit  LC3G2D4T_bit at CLC3GLS1.B7;

sfr unsigned short volatile CLC3GLS2         absolute 0x1E2C;
    const register unsigned short int LC3G3D1N = 0;
    sbit  LC3G3D1N_bit at CLC3GLS2.B0;
    const register unsigned short int LC3G3D1T = 1;
    sbit  LC3G3D1T_bit at CLC3GLS2.B1;
    const register unsigned short int LC3G3D2N = 2;
    sbit  LC3G3D2N_bit at CLC3GLS2.B2;
    const register unsigned short int LC3G3D2T = 3;
    sbit  LC3G3D2T_bit at CLC3GLS2.B3;
    const register unsigned short int LC3G3D3N = 4;
    sbit  LC3G3D3N_bit at CLC3GLS2.B4;
    const register unsigned short int LC3G3D3T = 5;
    sbit  LC3G3D3T_bit at CLC3GLS2.B5;
    const register unsigned short int LC3G3D4N = 6;
    sbit  LC3G3D4N_bit at CLC3GLS2.B6;
    const register unsigned short int LC3G3D4T = 7;
    sbit  LC3G3D4T_bit at CLC3GLS2.B7;

sfr unsigned short volatile CLC3GLS3         absolute 0x1E2D;
    const register unsigned short int LC3G4D1N = 0;
    sbit  LC3G4D1N_bit at CLC3GLS3.B0;
    const register unsigned short int LC3G4D1T = 1;
    sbit  LC3G4D1T_bit at CLC3GLS3.B1;
    const register unsigned short int LC3G4D2N = 2;
    sbit  LC3G4D2N_bit at CLC3GLS3.B2;
    const register unsigned short int LC3G4D2T = 3;
    sbit  LC3G4D2T_bit at CLC3GLS3.B3;
    const register unsigned short int LC3G4D3N = 4;
    sbit  LC3G4D3N_bit at CLC3GLS3.B4;
    const register unsigned short int LC3G4D3T = 5;
    sbit  LC3G4D3T_bit at CLC3GLS3.B5;
    const register unsigned short int LC3G4D4N = 6;
    sbit  LC3G4D4N_bit at CLC3GLS3.B6;
    const register unsigned short int LC3G4D4T = 7;
    sbit  LC3G4D4T_bit at CLC3GLS3.B7;

sfr unsigned short volatile CLC4CON          absolute 0x1E2E;
    const register unsigned short int LC4MODE0 = 0;
    sbit  LC4MODE0_bit at CLC4CON.B0;
    const register unsigned short int LC4MODE1 = 1;
    sbit  LC4MODE1_bit at CLC4CON.B1;
    const register unsigned short int LC4MODE2 = 2;
    sbit  LC4MODE2_bit at CLC4CON.B2;
    const register unsigned short int LC4INTN = 3;
    sbit  LC4INTN_bit at CLC4CON.B3;
    const register unsigned short int LC4INTP = 4;
    sbit  LC4INTP_bit at CLC4CON.B4;
    const register unsigned short int LC4OUT = 5;
    sbit  LC4OUT_bit at CLC4CON.B5;
    const register unsigned short int LC4EN = 7;
    sbit  LC4EN_bit at CLC4CON.B7;

sfr unsigned short volatile CLC4POL          absolute 0x1E2F;
    const register unsigned short int LC4G1POL = 0;
    sbit  LC4G1POL_bit at CLC4POL.B0;
    const register unsigned short int LC4G2POL = 1;
    sbit  LC4G2POL_bit at CLC4POL.B1;
    const register unsigned short int LC4G3POL = 2;
    sbit  LC4G3POL_bit at CLC4POL.B2;
    const register unsigned short int LC4G4POL = 3;
    sbit  LC4G4POL_bit at CLC4POL.B3;
    const register unsigned short int LC4POL = 7;
    sbit  LC4POL_bit at CLC4POL.B7;

sfr unsigned short volatile CLC4SEL0         absolute 0x1E30;
    const register unsigned short int LC4D1S0 = 0;
    sbit  LC4D1S0_bit at CLC4SEL0.B0;
    const register unsigned short int LC4D1S1 = 1;
    sbit  LC4D1S1_bit at CLC4SEL0.B1;
    const register unsigned short int LC4D1S2 = 2;
    sbit  LC4D1S2_bit at CLC4SEL0.B2;
    const register unsigned short int LC4D1S3 = 3;
    sbit  LC4D1S3_bit at CLC4SEL0.B3;
    const register unsigned short int LC4D1S4 = 4;
    sbit  LC4D1S4_bit at CLC4SEL0.B4;
    const register unsigned short int LC4D1S5 = 5;
    sbit  LC4D1S5_bit at CLC4SEL0.B5;
    const register unsigned short int LC4D1S6 = 6;
    sbit  LC4D1S6_bit at CLC4SEL0.B6;
    const register unsigned short int LC4D1S7 = 7;
    sbit  LC4D1S7_bit at CLC4SEL0.B7;

sfr unsigned short volatile CLC4SEL1         absolute 0x1E31;
    const register unsigned short int LC4D2S0 = 0;
    sbit  LC4D2S0_bit at CLC4SEL1.B0;
    const register unsigned short int LC4D2S1 = 1;
    sbit  LC4D2S1_bit at CLC4SEL1.B1;
    const register unsigned short int LC4D2S2 = 2;
    sbit  LC4D2S2_bit at CLC4SEL1.B2;
    const register unsigned short int LC4D2S3 = 3;
    sbit  LC4D2S3_bit at CLC4SEL1.B3;
    const register unsigned short int LC4D2S4 = 4;
    sbit  LC4D2S4_bit at CLC4SEL1.B4;
    const register unsigned short int LC4D2S5 = 5;
    sbit  LC4D2S5_bit at CLC4SEL1.B5;
    const register unsigned short int LC4D2S6 = 6;
    sbit  LC4D2S6_bit at CLC4SEL1.B6;
    const register unsigned short int LC4D2S7 = 7;
    sbit  LC4D2S7_bit at CLC4SEL1.B7;

sfr unsigned short volatile CLC4SEL2         absolute 0x1E32;
    const register unsigned short int LC4D3S0 = 0;
    sbit  LC4D3S0_bit at CLC4SEL2.B0;
    const register unsigned short int LC4D3S1 = 1;
    sbit  LC4D3S1_bit at CLC4SEL2.B1;
    const register unsigned short int LC4D3S2 = 2;
    sbit  LC4D3S2_bit at CLC4SEL2.B2;
    const register unsigned short int LC4D3S3 = 3;
    sbit  LC4D3S3_bit at CLC4SEL2.B3;
    const register unsigned short int LC4D3S4 = 4;
    sbit  LC4D3S4_bit at CLC4SEL2.B4;
    const register unsigned short int LC4D3S5 = 5;
    sbit  LC4D3S5_bit at CLC4SEL2.B5;
    const register unsigned short int LC4D3S6 = 6;
    sbit  LC4D3S6_bit at CLC4SEL2.B6;
    const register unsigned short int LC4D3S7 = 7;
    sbit  LC4D3S7_bit at CLC4SEL2.B7;

sfr unsigned short volatile CLC4SEL3         absolute 0x1E33;
    const register unsigned short int LC4D4S0 = 0;
    sbit  LC4D4S0_bit at CLC4SEL3.B0;
    const register unsigned short int LC4D4S1 = 1;
    sbit  LC4D4S1_bit at CLC4SEL3.B1;
    const register unsigned short int LC4D4S2 = 2;
    sbit  LC4D4S2_bit at CLC4SEL3.B2;
    const register unsigned short int LC4D4S3 = 3;
    sbit  LC4D4S3_bit at CLC4SEL3.B3;
    const register unsigned short int LC4D4S4 = 4;
    sbit  LC4D4S4_bit at CLC4SEL3.B4;
    const register unsigned short int LC4D4S5 = 5;
    sbit  LC4D4S5_bit at CLC4SEL3.B5;
    const register unsigned short int LC4D4S6 = 6;
    sbit  LC4D4S6_bit at CLC4SEL3.B6;
    const register unsigned short int LC4D4S7 = 7;
    sbit  LC4D4S7_bit at CLC4SEL3.B7;

sfr unsigned short volatile CLC4GLS0         absolute 0x1E34;
    const register unsigned short int LC4G1D1N = 0;
    sbit  LC4G1D1N_bit at CLC4GLS0.B0;
    const register unsigned short int LC4G1D1T = 1;
    sbit  LC4G1D1T_bit at CLC4GLS0.B1;
    const register unsigned short int LC4G1D2N = 2;
    sbit  LC4G1D2N_bit at CLC4GLS0.B2;
    const register unsigned short int LC4G1D2T = 3;
    sbit  LC4G1D2T_bit at CLC4GLS0.B3;
    const register unsigned short int LC4G1D3N = 4;
    sbit  LC4G1D3N_bit at CLC4GLS0.B4;
    const register unsigned short int LC4G1D3T = 5;
    sbit  LC4G1D3T_bit at CLC4GLS0.B5;
    const register unsigned short int LC4G1D4N = 6;
    sbit  LC4G1D4N_bit at CLC4GLS0.B6;
    const register unsigned short int LC4G1D4T = 7;
    sbit  LC4G1D4T_bit at CLC4GLS0.B7;

sfr unsigned short volatile CLC4GLS1         absolute 0x1E35;
    const register unsigned short int LC4G2D1N = 0;
    sbit  LC4G2D1N_bit at CLC4GLS1.B0;
    const register unsigned short int LC4G2D1T = 1;
    sbit  LC4G2D1T_bit at CLC4GLS1.B1;
    const register unsigned short int LC4G2D2N = 2;
    sbit  LC4G2D2N_bit at CLC4GLS1.B2;
    const register unsigned short int LC4G2D2T = 3;
    sbit  LC4G2D2T_bit at CLC4GLS1.B3;
    const register unsigned short int LC4G2D3N = 4;
    sbit  LC4G2D3N_bit at CLC4GLS1.B4;
    const register unsigned short int LC4G2D3T = 5;
    sbit  LC4G2D3T_bit at CLC4GLS1.B5;
    const register unsigned short int LC4G2D4N = 6;
    sbit  LC4G2D4N_bit at CLC4GLS1.B6;
    const register unsigned short int LC4G2D4T = 7;
    sbit  LC4G2D4T_bit at CLC4GLS1.B7;

sfr unsigned short volatile CLC4GLS2         absolute 0x1E36;
    const register unsigned short int LC4G3D1N = 0;
    sbit  LC4G3D1N_bit at CLC4GLS2.B0;
    const register unsigned short int LC4G3D1T = 1;
    sbit  LC4G3D1T_bit at CLC4GLS2.B1;
    const register unsigned short int LC4G3D2N = 2;
    sbit  LC4G3D2N_bit at CLC4GLS2.B2;
    const register unsigned short int LC4G3D2T = 3;
    sbit  LC4G3D2T_bit at CLC4GLS2.B3;
    const register unsigned short int LC4G3D3N = 4;
    sbit  LC4G3D3N_bit at CLC4GLS2.B4;
    const register unsigned short int LC4G3D3T = 5;
    sbit  LC4G3D3T_bit at CLC4GLS2.B5;
    const register unsigned short int LC4G3D4N = 6;
    sbit  LC4G3D4N_bit at CLC4GLS2.B6;
    const register unsigned short int LC4G3D4T = 7;
    sbit  LC4G3D4T_bit at CLC4GLS2.B7;

sfr unsigned short volatile CLC4GLS3         absolute 0x1E37;
    const register unsigned short int LC4G4D1N = 0;
    sbit  LC4G4D1N_bit at CLC4GLS3.B0;
    const register unsigned short int LC4G4D1T = 1;
    sbit  LC4G4D1T_bit at CLC4GLS3.B1;
    const register unsigned short int LC4G4D2N = 2;
    sbit  LC4G4D2N_bit at CLC4GLS3.B2;
    const register unsigned short int LC4G4D2T = 3;
    sbit  LC4G4D2T_bit at CLC4GLS3.B3;
    const register unsigned short int LC4G4D3N = 4;
    sbit  LC4G4D3N_bit at CLC4GLS3.B4;
    const register unsigned short int LC4G4D3T = 5;
    sbit  LC4G4D3T_bit at CLC4GLS3.B5;
    const register unsigned short int LC4G4D4N = 6;
    sbit  LC4G4D4N_bit at CLC4GLS3.B6;
    const register unsigned short int LC4G4D4T = 7;
    sbit  LC4G4D4T_bit at CLC4GLS3.B7;

sfr unsigned short volatile PPSLOCK          absolute 0x1E8F;
    const register unsigned short int PPSLOCKED = 0;
    sbit  PPSLOCKED_bit at PPSLOCK.B0;

sfr unsigned short volatile INTPPS           absolute 0x1E90;
    const register unsigned short int INTPPS0 = 0;
    sbit  INTPPS0_bit at INTPPS.B0;
    const register unsigned short int INTPPS1 = 1;
    sbit  INTPPS1_bit at INTPPS.B1;
    const register unsigned short int INTPPS2 = 2;
    sbit  INTPPS2_bit at INTPPS.B2;
    const register unsigned short int INTPPS3 = 3;
    sbit  INTPPS3_bit at INTPPS.B3;

sfr unsigned short volatile T0CKIPPS         absolute 0x1E91;
    const register unsigned short int T0CKIPPS0 = 0;
    sbit  T0CKIPPS0_bit at T0CKIPPS.B0;
    const register unsigned short int T0CKIPPS1 = 1;
    sbit  T0CKIPPS1_bit at T0CKIPPS.B1;
    const register unsigned short int T0CKIPPS2 = 2;
    sbit  T0CKIPPS2_bit at T0CKIPPS.B2;
    const register unsigned short int T0CKIPPS3 = 3;
    sbit  T0CKIPPS3_bit at T0CKIPPS.B3;

sfr unsigned short volatile T1CKIPPS         absolute 0x1E92;
    const register unsigned short int T1CKIPPS0 = 0;
    sbit  T1CKIPPS0_bit at T1CKIPPS.B0;
    const register unsigned short int T1CKIPPS1 = 1;
    sbit  T1CKIPPS1_bit at T1CKIPPS.B1;
    const register unsigned short int T1CKIPPS2 = 2;
    sbit  T1CKIPPS2_bit at T1CKIPPS.B2;
    const register unsigned short int T1CKIPPS3 = 3;
    sbit  T1CKIPPS3_bit at T1CKIPPS.B3;
    const register unsigned short int T1CKIPPS4 = 4;
    sbit  T1CKIPPS4_bit at T1CKIPPS.B4;

sfr unsigned short volatile T1GPPS           absolute 0x1E93;
    const register unsigned short int T1GPPS0 = 0;
    sbit  T1GPPS0_bit at T1GPPS.B0;
    const register unsigned short int T1GPPS1 = 1;
    sbit  T1GPPS1_bit at T1GPPS.B1;
    const register unsigned short int T1GPPS2 = 2;
    sbit  T1GPPS2_bit at T1GPPS.B2;
    const register unsigned short int T1GPPS3 = 3;
    sbit  T1GPPS3_bit at T1GPPS.B3;
    const register unsigned short int T1GPPS4 = 4;
    sbit  T1GPPS4_bit at T1GPPS.B4;

sfr unsigned short volatile T3CKIPPS         absolute 0x1E94;
    const register unsigned short int T3CKIPPS0 = 0;
    sbit  T3CKIPPS0_bit at T3CKIPPS.B0;
    const register unsigned short int T3CKIPPS1 = 1;
    sbit  T3CKIPPS1_bit at T3CKIPPS.B1;
    const register unsigned short int T3CKIPPS2 = 2;
    sbit  T3CKIPPS2_bit at T3CKIPPS.B2;
    const register unsigned short int T3CKIPPS3 = 3;
    sbit  T3CKIPPS3_bit at T3CKIPPS.B3;
    const register unsigned short int T3CKIPPS4 = 4;
    sbit  T3CKIPPS4_bit at T3CKIPPS.B4;

sfr unsigned short volatile T3GPPS           absolute 0x1E95;
    const register unsigned short int T3GPPS0 = 0;
    sbit  T3GPPS0_bit at T3GPPS.B0;
    const register unsigned short int T3GPPS1 = 1;
    sbit  T3GPPS1_bit at T3GPPS.B1;
    const register unsigned short int T3GPPS2 = 2;
    sbit  T3GPPS2_bit at T3GPPS.B2;
    const register unsigned short int T3GPPS3 = 3;
    sbit  T3GPPS3_bit at T3GPPS.B3;
    const register unsigned short int T3GPPS4 = 4;
    sbit  T3GPPS4_bit at T3GPPS.B4;

sfr unsigned short volatile T5CKIPPS         absolute 0x1E96;
    const register unsigned short int T5CKIPPS0 = 0;
    sbit  T5CKIPPS0_bit at T5CKIPPS.B0;
    const register unsigned short int T5CKIPPS1 = 1;
    sbit  T5CKIPPS1_bit at T5CKIPPS.B1;
    const register unsigned short int T5CKIPPS2 = 2;
    sbit  T5CKIPPS2_bit at T5CKIPPS.B2;
    const register unsigned short int T5CKIPPS3 = 3;
    sbit  T5CKIPPS3_bit at T5CKIPPS.B3;
    const register unsigned short int T5CKIPPS4 = 4;
    sbit  T5CKIPPS4_bit at T5CKIPPS.B4;

sfr unsigned short volatile T5GPPS           absolute 0x1E97;
    const register unsigned short int T5GPPS0 = 0;
    sbit  T5GPPS0_bit at T5GPPS.B0;
    const register unsigned short int T5GPPS1 = 1;
    sbit  T5GPPS1_bit at T5GPPS.B1;
    const register unsigned short int T5GPPS2 = 2;
    sbit  T5GPPS2_bit at T5GPPS.B2;
    const register unsigned short int T5GPPS3 = 3;
    sbit  T5GPPS3_bit at T5GPPS.B3;
    const register unsigned short int T5GPPS4 = 4;
    sbit  T5GPPS4_bit at T5GPPS.B4;

sfr unsigned short volatile T2AINPPS         absolute 0x1E9C;
    const register unsigned short int T2AINPPS0 = 0;
    sbit  T2AINPPS0_bit at T2AINPPS.B0;
    const register unsigned short int T2AINPPS1 = 1;
    sbit  T2AINPPS1_bit at T2AINPPS.B1;
    const register unsigned short int T2AINPPS2 = 2;
    sbit  T2AINPPS2_bit at T2AINPPS.B2;
    const register unsigned short int T2AINPPS3 = 3;
    sbit  T2AINPPS3_bit at T2AINPPS.B3;
    const register unsigned short int T2AINPPS4 = 4;
    sbit  T2AINPPS4_bit at T2AINPPS.B4;

sfr unsigned short volatile T4AINPPS         absolute 0x1E9D;
    const register unsigned short int T4AINPPS0 = 0;
    sbit  T4AINPPS0_bit at T4AINPPS.B0;
    const register unsigned short int T4AINPPS1 = 1;
    sbit  T4AINPPS1_bit at T4AINPPS.B1;
    const register unsigned short int T4AINPPS2 = 2;
    sbit  T4AINPPS2_bit at T4AINPPS.B2;
    const register unsigned short int T4AINPPS3 = 3;
    sbit  T4AINPPS3_bit at T4AINPPS.B3;
    const register unsigned short int T4AINPPS4 = 4;
    sbit  T4AINPPS4_bit at T4AINPPS.B4;

sfr unsigned short volatile T6AINPPS         absolute 0x1E9E;
    const register unsigned short int T6AINPPS0 = 0;
    sbit  T6AINPPS0_bit at T6AINPPS.B0;
    const register unsigned short int T6AINPPS1 = 1;
    sbit  T6AINPPS1_bit at T6AINPPS.B1;
    const register unsigned short int T6AINPPS2 = 2;
    sbit  T6AINPPS2_bit at T6AINPPS.B2;
    const register unsigned short int T6AINPPS3 = 3;
    sbit  T6AINPPS3_bit at T6AINPPS.B3;
    const register unsigned short int T6AINPPS4 = 4;
    sbit  T6AINPPS4_bit at T6AINPPS.B4;

sfr unsigned short volatile CCP1PPS          absolute 0x1EA1;
    const register unsigned short int CCP1PPS0 = 0;
    sbit  CCP1PPS0_bit at CCP1PPS.B0;
    const register unsigned short int CCP1PPS1 = 1;
    sbit  CCP1PPS1_bit at CCP1PPS.B1;
    const register unsigned short int CCP1PPS2 = 2;
    sbit  CCP1PPS2_bit at CCP1PPS.B2;
    const register unsigned short int CCP1PPS3 = 3;
    sbit  CCP1PPS3_bit at CCP1PPS.B3;
    const register unsigned short int CCP1PPS4 = 4;
    sbit  CCP1PPS4_bit at CCP1PPS.B4;

sfr unsigned short volatile CCP2PPS          absolute 0x1EA2;
    const register unsigned short int CCP2PPS0 = 0;
    sbit  CCP2PPS0_bit at CCP2PPS.B0;
    const register unsigned short int CCP2PPS1 = 1;
    sbit  CCP2PPS1_bit at CCP2PPS.B1;
    const register unsigned short int CCP2PPS2 = 2;
    sbit  CCP2PPS2_bit at CCP2PPS.B2;
    const register unsigned short int CCP2PPS3 = 3;
    sbit  CCP2PPS3_bit at CCP2PPS.B3;
    const register unsigned short int CCP2PPS4 = 4;
    sbit  CCP2PPS4_bit at CCP2PPS.B4;

sfr unsigned short volatile CCP3PPS          absolute 0x1EA3;
    const register unsigned short int CCP3PPS0 = 0;
    sbit  CCP3PPS0_bit at CCP3PPS.B0;
    const register unsigned short int CCP3PPS1 = 1;
    sbit  CCP3PPS1_bit at CCP3PPS.B1;
    const register unsigned short int CCP3PPS2 = 2;
    sbit  CCP3PPS2_bit at CCP3PPS.B2;
    const register unsigned short int CCP3PPS3 = 3;
    sbit  CCP3PPS3_bit at CCP3PPS.B3;
    const register unsigned short int CCP3PPS4 = 4;
    sbit  CCP3PPS4_bit at CCP3PPS.B4;

sfr unsigned short volatile CCP4PPS          absolute 0x1EA4;
    const register unsigned short int CCP4PPS0 = 0;
    sbit  CCP4PPS0_bit at CCP4PPS.B0;
    const register unsigned short int CCP4PPS1 = 1;
    sbit  CCP4PPS1_bit at CCP4PPS.B1;
    const register unsigned short int CCP4PPS2 = 2;
    sbit  CCP4PPS2_bit at CCP4PPS.B2;
    const register unsigned short int CCP4PPS3 = 3;
    sbit  CCP4PPS3_bit at CCP4PPS.B3;
    const register unsigned short int CCP4PPS4 = 4;
    sbit  CCP4PPS4_bit at CCP4PPS.B4;

sfr unsigned short volatile CCP5PPS          absolute 0x1EA5;
    const register unsigned short int CCP5PPS0 = 0;
    sbit  CCP5PPS0_bit at CCP5PPS.B0;
    const register unsigned short int CCP5PPS1 = 1;
    sbit  CCP5PPS1_bit at CCP5PPS.B1;
    const register unsigned short int CCP5PPS2 = 2;
    sbit  CCP5PPS2_bit at CCP5PPS.B2;
    const register unsigned short int CCP5PPS3 = 3;
    sbit  CCP5PPS3_bit at CCP5PPS.B3;
    const register unsigned short int CCP5PPS4 = 4;
    sbit  CCP5PPS4_bit at CCP5PPS.B4;

sfr unsigned short volatile SMT1WINPPS       absolute 0x1EA9;
    const register unsigned short int SMU1WINPPS0 = 0;
    sbit  SMU1WINPPS0_bit at SMT1WINPPS.B0;
    const register unsigned short int SMU1WINPPS1 = 1;
    sbit  SMU1WINPPS1_bit at SMT1WINPPS.B1;
    const register unsigned short int SMU1WINPPS2 = 2;
    sbit  SMU1WINPPS2_bit at SMT1WINPPS.B2;
    const register unsigned short int SMU1WINPPS3 = 3;
    sbit  SMU1WINPPS3_bit at SMT1WINPPS.B3;
    const register unsigned short int SMU1WINPPS4 = 4;
    sbit  SMU1WINPPS4_bit at SMT1WINPPS.B4;

sfr unsigned short volatile SMT1SIGPPS       absolute 0x1EAA;
    const register unsigned short int SMU1SIGPPS0 = 0;
    sbit  SMU1SIGPPS0_bit at SMT1SIGPPS.B0;
    const register unsigned short int SMU1SIGPPS1 = 1;
    sbit  SMU1SIGPPS1_bit at SMT1SIGPPS.B1;
    const register unsigned short int SMU1SIGPPS2 = 2;
    sbit  SMU1SIGPPS2_bit at SMT1SIGPPS.B2;
    const register unsigned short int SMU1SIGPPS3 = 3;
    sbit  SMU1SIGPPS3_bit at SMT1SIGPPS.B3;
    const register unsigned short int SMU1SIGPPS4 = 4;
    sbit  SMU1SIGPPS4_bit at SMT1SIGPPS.B4;

sfr unsigned short volatile SMT2WINPPS       absolute 0x1EAB;
    const register unsigned short int SMU2WINPPS0 = 0;
    sbit  SMU2WINPPS0_bit at SMT2WINPPS.B0;
    const register unsigned short int SMU2WINPPS1 = 1;
    sbit  SMU2WINPPS1_bit at SMT2WINPPS.B1;
    const register unsigned short int SMU2WINPPS2 = 2;
    sbit  SMU2WINPPS2_bit at SMT2WINPPS.B2;
    const register unsigned short int SMU2WINPPS3 = 3;
    sbit  SMU2WINPPS3_bit at SMT2WINPPS.B3;
    const register unsigned short int SMU2WINPPS4 = 4;
    sbit  SMU2WINPPS4_bit at SMT2WINPPS.B4;

sfr unsigned short volatile SMT2SIGPPS       absolute 0x1EAC;
    const register unsigned short int SMU2SIGPPS0 = 0;
    sbit  SMU2SIGPPS0_bit at SMT2SIGPPS.B0;
    const register unsigned short int SMU2SIGPPS1 = 1;
    sbit  SMU2SIGPPS1_bit at SMT2SIGPPS.B1;
    const register unsigned short int SMU2SIGPPS2 = 2;
    sbit  SMU2SIGPPS2_bit at SMT2SIGPPS.B2;
    const register unsigned short int SMU2SIGPPS3 = 3;
    sbit  SMU2SIGPPS3_bit at SMT2SIGPPS.B3;
    const register unsigned short int SMU2SIGPPS4 = 4;
    sbit  SMU2SIGPPS4_bit at SMT2SIGPPS.B4;

sfr unsigned short volatile CWG1PPS          absolute 0x1EB1;
    const register unsigned short int CWG1PPS0 = 0;
    sbit  CWG1PPS0_bit at CWG1PPS.B0;
    const register unsigned short int CWG1PPS1 = 1;
    sbit  CWG1PPS1_bit at CWG1PPS.B1;
    const register unsigned short int CWG1PPS2 = 2;
    sbit  CWG1PPS2_bit at CWG1PPS.B2;
    const register unsigned short int CWG1PPS3 = 3;
    sbit  CWG1PPS3_bit at CWG1PPS.B3;
    const register unsigned short int CWG1PPS4 = 4;
    sbit  CWG1PPS4_bit at CWG1PPS.B4;

sfr unsigned short volatile CWG2PPS          absolute 0x1EB2;
    const register unsigned short int CWG2PPS0 = 0;
    sbit  CWG2PPS0_bit at CWG2PPS.B0;
    const register unsigned short int CWG2PPS1 = 1;
    sbit  CWG2PPS1_bit at CWG2PPS.B1;
    const register unsigned short int CWG2PPS2 = 2;
    sbit  CWG2PPS2_bit at CWG2PPS.B2;
    const register unsigned short int CWG2PPS3 = 3;
    sbit  CWG2PPS3_bit at CWG2PPS.B3;
    const register unsigned short int CWG2PPS4 = 4;
    sbit  CWG2PPS4_bit at CWG2PPS.B4;

sfr unsigned short volatile CWG3PPS          absolute 0x1EB3;
    const register unsigned short int CWG3PPS0 = 0;
    sbit  CWG3PPS0_bit at CWG3PPS.B0;
    const register unsigned short int CWG3PPS1 = 1;
    sbit  CWG3PPS1_bit at CWG3PPS.B1;
    const register unsigned short int CWG3PPS2 = 2;
    sbit  CWG3PPS2_bit at CWG3PPS.B2;
    const register unsigned short int CWG3PPS3 = 3;
    sbit  CWG3PPS3_bit at CWG3PPS.B3;
    const register unsigned short int CWG3PPS4 = 4;
    sbit  CWG3PPS4_bit at CWG3PPS.B4;

sfr unsigned short volatile MDCARLPPS        absolute 0x1EB8;
    const register unsigned short int MDCARLPPS0 = 0;
    sbit  MDCARLPPS0_bit at MDCARLPPS.B0;
    const register unsigned short int MDCARLPPS1 = 1;
    sbit  MDCARLPPS1_bit at MDCARLPPS.B1;
    const register unsigned short int MDCARLPPS2 = 2;
    sbit  MDCARLPPS2_bit at MDCARLPPS.B2;
    const register unsigned short int MDCARLPPS3 = 3;
    sbit  MDCARLPPS3_bit at MDCARLPPS.B3;
    const register unsigned short int MDCARLPPS4 = 4;
    sbit  MDCARLPPS4_bit at MDCARLPPS.B4;

sfr unsigned short volatile MDCARHPPS        absolute 0x1EB9;
    const register unsigned short int MDCARHPPS0 = 0;
    sbit  MDCARHPPS0_bit at MDCARHPPS.B0;
    const register unsigned short int MDCARHPPS1 = 1;
    sbit  MDCARHPPS1_bit at MDCARHPPS.B1;
    const register unsigned short int MDCARHPPS2 = 2;
    sbit  MDCARHPPS2_bit at MDCARHPPS.B2;
    const register unsigned short int MDCARHPPS3 = 3;
    sbit  MDCARHPPS3_bit at MDCARHPPS.B3;
    const register unsigned short int MDCARHPPS4 = 4;
    sbit  MDCARHPPS4_bit at MDCARHPPS.B4;

sfr unsigned short volatile MDSRCPPS         absolute 0x1EBA;
    const register unsigned short int MDSRCPPS0 = 0;
    sbit  MDSRCPPS0_bit at MDSRCPPS.B0;
    const register unsigned short int MDSRCPPS1 = 1;
    sbit  MDSRCPPS1_bit at MDSRCPPS.B1;
    const register unsigned short int MDSRCPPS2 = 2;
    sbit  MDSRCPPS2_bit at MDSRCPPS.B2;
    const register unsigned short int MDSRCPPS3 = 3;
    sbit  MDSRCPPS3_bit at MDSRCPPS.B3;
    const register unsigned short int MDSRCPPS4 = 4;
    sbit  MDSRCPPS4_bit at MDSRCPPS.B4;

sfr unsigned short volatile CLCIN0PPS        absolute 0x1EBB;
    const register unsigned short int CLCIN0PPS0 = 0;
    sbit  CLCIN0PPS0_bit at CLCIN0PPS.B0;
    const register unsigned short int CLCIN0PPS1 = 1;
    sbit  CLCIN0PPS1_bit at CLCIN0PPS.B1;
    const register unsigned short int CLCIN0PPS2 = 2;
    sbit  CLCIN0PPS2_bit at CLCIN0PPS.B2;
    const register unsigned short int CLCIN0PPS3 = 3;
    sbit  CLCIN0PPS3_bit at CLCIN0PPS.B3;
    const register unsigned short int CLCIN0PPS4 = 4;
    sbit  CLCIN0PPS4_bit at CLCIN0PPS.B4;

sfr unsigned short volatile CLCIN1PPS        absolute 0x1EBC;
    const register unsigned short int CLCIN1PPS0 = 0;
    sbit  CLCIN1PPS0_bit at CLCIN1PPS.B0;
    const register unsigned short int CLCIN1PPS1 = 1;
    sbit  CLCIN1PPS1_bit at CLCIN1PPS.B1;
    const register unsigned short int CLCIN1PPS2 = 2;
    sbit  CLCIN1PPS2_bit at CLCIN1PPS.B2;
    const register unsigned short int CLCIN1PPS3 = 3;
    sbit  CLCIN1PPS3_bit at CLCIN1PPS.B3;
    const register unsigned short int CLCIN1PPS4 = 4;
    sbit  CLCIN1PPS4_bit at CLCIN1PPS.B4;

sfr unsigned short volatile CLCIN2PPS        absolute 0x1EBD;
    const register unsigned short int CLCIN2PPS0 = 0;
    sbit  CLCIN2PPS0_bit at CLCIN2PPS.B0;
    const register unsigned short int CLCIN2PPS1 = 1;
    sbit  CLCIN2PPS1_bit at CLCIN2PPS.B1;
    const register unsigned short int CLCIN2PPS2 = 2;
    sbit  CLCIN2PPS2_bit at CLCIN2PPS.B2;
    const register unsigned short int CLCIN2PPS3 = 3;
    sbit  CLCIN2PPS3_bit at CLCIN2PPS.B3;
    const register unsigned short int CLCIN2PPS4 = 4;
    sbit  CLCIN2PPS4_bit at CLCIN2PPS.B4;

sfr unsigned short volatile CLCIN3PPS        absolute 0x1EBE;
    const register unsigned short int CLCIN3PPS0 = 0;
    sbit  CLCIN3PPS0_bit at CLCIN3PPS.B0;
    const register unsigned short int CLCIN3PPS1 = 1;
    sbit  CLCIN3PPS1_bit at CLCIN3PPS.B1;
    const register unsigned short int CLCIN3PPS2 = 2;
    sbit  CLCIN3PPS2_bit at CLCIN3PPS.B2;
    const register unsigned short int CLCIN3PPS3 = 3;
    sbit  CLCIN3PPS3_bit at CLCIN3PPS.B3;
    const register unsigned short int CLCIN3PPS4 = 4;
    sbit  CLCIN3PPS4_bit at CLCIN3PPS.B4;

sfr unsigned short volatile ADCACTPPS        absolute 0x1EC3;
    const register unsigned short int ADCACTPPS0 = 0;
    sbit  ADCACTPPS0_bit at ADCACTPPS.B0;
    const register unsigned short int ADCACTPPS1 = 1;
    sbit  ADCACTPPS1_bit at ADCACTPPS.B1;
    const register unsigned short int ADCACTPPS2 = 2;
    sbit  ADCACTPPS2_bit at ADCACTPPS.B2;
    const register unsigned short int ADCACTPPS3 = 3;
    sbit  ADCACTPPS3_bit at ADCACTPPS.B3;
    const register unsigned short int ADCACTPPS4 = 4;
    sbit  ADCACTPPS4_bit at ADCACTPPS.B4;

sfr unsigned short volatile SSP1CLKPPS       absolute 0x1EC5;
    const register unsigned short int SSP1CLKPPS0 = 0;
    sbit  SSP1CLKPPS0_bit at SSP1CLKPPS.B0;
    const register unsigned short int SSP1CLKPPS1 = 1;
    sbit  SSP1CLKPPS1_bit at SSP1CLKPPS.B1;
    const register unsigned short int SSP1CLKPPS2 = 2;
    sbit  SSP1CLKPPS2_bit at SSP1CLKPPS.B2;
    const register unsigned short int SSP1CLKPPS3 = 3;
    sbit  SSP1CLKPPS3_bit at SSP1CLKPPS.B3;
    const register unsigned short int SSP1CLKPPS4 = 4;
    sbit  SSP1CLKPPS4_bit at SSP1CLKPPS.B4;

sfr unsigned short volatile SSP1DATPPS       absolute 0x1EC6;
    const register unsigned short int SSP1DATPPS0 = 0;
    sbit  SSP1DATPPS0_bit at SSP1DATPPS.B0;
    const register unsigned short int SSP1DATPPS1 = 1;
    sbit  SSP1DATPPS1_bit at SSP1DATPPS.B1;
    const register unsigned short int SSP1DATPPS2 = 2;
    sbit  SSP1DATPPS2_bit at SSP1DATPPS.B2;
    const register unsigned short int SSP1DATPPS3 = 3;
    sbit  SSP1DATPPS3_bit at SSP1DATPPS.B3;
    const register unsigned short int SSP1DATPPS4 = 4;
    sbit  SSP1DATPPS4_bit at SSP1DATPPS.B4;

sfr unsigned short volatile SSP1SSPPS        absolute 0x1EC7;
    const register unsigned short int SSP1SSPPS0 = 0;
    sbit  SSP1SSPPS0_bit at SSP1SSPPS.B0;
    const register unsigned short int SSP1SSPPS1 = 1;
    sbit  SSP1SSPPS1_bit at SSP1SSPPS.B1;
    const register unsigned short int SSP1SSPPS2 = 2;
    sbit  SSP1SSPPS2_bit at SSP1SSPPS.B2;
    const register unsigned short int SSP1SSPPS3 = 3;
    sbit  SSP1SSPPS3_bit at SSP1SSPPS.B3;
    const register unsigned short int SSP1SSPPS4 = 4;
    sbit  SSP1SSPPS4_bit at SSP1SSPPS.B4;

sfr unsigned short volatile SSP2CLKPPS       absolute 0x1EC8;
    const register unsigned short int SSP2CLKPPS0 = 0;
    sbit  SSP2CLKPPS0_bit at SSP2CLKPPS.B0;
    const register unsigned short int SSP2CLKPPS1 = 1;
    sbit  SSP2CLKPPS1_bit at SSP2CLKPPS.B1;
    const register unsigned short int SSP2CLKPPS2 = 2;
    sbit  SSP2CLKPPS2_bit at SSP2CLKPPS.B2;
    const register unsigned short int SSP2CLKPPS3 = 3;
    sbit  SSP2CLKPPS3_bit at SSP2CLKPPS.B3;
    const register unsigned short int SSP2CLKPPS4 = 4;
    sbit  SSP2CLKPPS4_bit at SSP2CLKPPS.B4;

sfr unsigned short volatile SSP2DATPPS       absolute 0x1EC9;
    const register unsigned short int SSP2DATPPS0 = 0;
    sbit  SSP2DATPPS0_bit at SSP2DATPPS.B0;
    const register unsigned short int SSP2DATPPS1 = 1;
    sbit  SSP2DATPPS1_bit at SSP2DATPPS.B1;
    const register unsigned short int SSP2DATPPS2 = 2;
    sbit  SSP2DATPPS2_bit at SSP2DATPPS.B2;
    const register unsigned short int SSP2DATPPS3 = 3;
    sbit  SSP2DATPPS3_bit at SSP2DATPPS.B3;
    const register unsigned short int SSP2DATPPS4 = 4;
    sbit  SSP2DATPPS4_bit at SSP2DATPPS.B4;

sfr unsigned short volatile SSP2SSPPS        absolute 0x1ECA;
    const register unsigned short int SSP2SSPPS0 = 0;
    sbit  SSP2SSPPS0_bit at SSP2SSPPS.B0;
    const register unsigned short int SSP2SSPPS1 = 1;
    sbit  SSP2SSPPS1_bit at SSP2SSPPS.B1;
    const register unsigned short int SSP2SSPPS2 = 2;
    sbit  SSP2SSPPS2_bit at SSP2SSPPS.B2;
    const register unsigned short int SSP2SSPPS3 = 3;
    sbit  SSP2SSPPS3_bit at SSP2SSPPS.B3;
    const register unsigned short int SSP2SSPPS4 = 4;
    sbit  SSP2SSPPS4_bit at SSP2SSPPS.B4;

sfr unsigned short volatile RXPPS            absolute 0x1ECB;
    const register unsigned short int RXPPS0 = 0;
    sbit  RXPPS0_bit at RXPPS.B0;
    const register unsigned short int RXPPS1 = 1;
    sbit  RXPPS1_bit at RXPPS.B1;
    const register unsigned short int RXPPS2 = 2;
    sbit  RXPPS2_bit at RXPPS.B2;
    const register unsigned short int RXPPS3 = 3;
    sbit  RXPPS3_bit at RXPPS.B3;
    const register unsigned short int RXPPS4 = 4;
    sbit  RXPPS4_bit at RXPPS.B4;

sfr unsigned short volatile TXPPS            absolute 0x1ECC;
    const register unsigned short int TXPPS0 = 0;
    sbit  TXPPS0_bit at TXPPS.B0;
    const register unsigned short int TXPPS1 = 1;
    sbit  TXPPS1_bit at TXPPS.B1;
    const register unsigned short int TXPPS2 = 2;
    sbit  TXPPS2_bit at TXPPS.B2;
    const register unsigned short int TXPPS3 = 3;
    sbit  TXPPS3_bit at TXPPS.B3;
    const register unsigned short int TXPPS4 = 4;
    sbit  TXPPS4_bit at TXPPS.B4;

sfr unsigned short volatile RA0PPS           absolute 0x1F10;
    const register unsigned short int RA0PPS0 = 0;
    sbit  RA0PPS0_bit at RA0PPS.B0;
    const register unsigned short int RA0PPS1 = 1;
    sbit  RA0PPS1_bit at RA0PPS.B1;
    const register unsigned short int RA0PPS2 = 2;
    sbit  RA0PPS2_bit at RA0PPS.B2;
    const register unsigned short int RA0PPS3 = 3;
    sbit  RA0PPS3_bit at RA0PPS.B3;
    const register unsigned short int RA0PPS4 = 4;
    sbit  RA0PPS4_bit at RA0PPS.B4;
    const register unsigned short int RA0PPS5 = 5;
    sbit  RA0PPS5_bit at RA0PPS.B5;

sfr unsigned short volatile RA1PPS           absolute 0x1F11;
    const register unsigned short int RA1PPS0 = 0;
    sbit  RA1PPS0_bit at RA1PPS.B0;
    const register unsigned short int RA1PPS1 = 1;
    sbit  RA1PPS1_bit at RA1PPS.B1;
    const register unsigned short int RA1PPS2 = 2;
    sbit  RA1PPS2_bit at RA1PPS.B2;
    const register unsigned short int RA1PPS3 = 3;
    sbit  RA1PPS3_bit at RA1PPS.B3;
    const register unsigned short int RA1PPS4 = 4;
    sbit  RA1PPS4_bit at RA1PPS.B4;
    const register unsigned short int RA1PPS5 = 5;
    sbit  RA1PPS5_bit at RA1PPS.B5;

sfr unsigned short volatile RA2PPS           absolute 0x1F12;
    const register unsigned short int RA2PPS0 = 0;
    sbit  RA2PPS0_bit at RA2PPS.B0;
    const register unsigned short int RA2PPS1 = 1;
    sbit  RA2PPS1_bit at RA2PPS.B1;
    const register unsigned short int RA2PPS2 = 2;
    sbit  RA2PPS2_bit at RA2PPS.B2;
    const register unsigned short int RA2PPS3 = 3;
    sbit  RA2PPS3_bit at RA2PPS.B3;
    const register unsigned short int RA2PPS4 = 4;
    sbit  RA2PPS4_bit at RA2PPS.B4;
    const register unsigned short int RA2PPS5 = 5;
    sbit  RA2PPS5_bit at RA2PPS.B5;

sfr unsigned short volatile RA3PPS           absolute 0x1F13;
    const register unsigned short int RA3PPS0 = 0;
    sbit  RA3PPS0_bit at RA3PPS.B0;
    const register unsigned short int RA3PPS1 = 1;
    sbit  RA3PPS1_bit at RA3PPS.B1;
    const register unsigned short int RA3PPS2 = 2;
    sbit  RA3PPS2_bit at RA3PPS.B2;
    const register unsigned short int RA3PPS3 = 3;
    sbit  RA3PPS3_bit at RA3PPS.B3;
    const register unsigned short int RA3PPS4 = 4;
    sbit  RA3PPS4_bit at RA3PPS.B4;
    const register unsigned short int RA3PPS5 = 5;
    sbit  RA3PPS5_bit at RA3PPS.B5;

sfr unsigned short volatile RA4PPS           absolute 0x1F14;
    const register unsigned short int RA4PPS0 = 0;
    sbit  RA4PPS0_bit at RA4PPS.B0;
    const register unsigned short int RA4PPS1 = 1;
    sbit  RA4PPS1_bit at RA4PPS.B1;
    const register unsigned short int RA4PPS2 = 2;
    sbit  RA4PPS2_bit at RA4PPS.B2;
    const register unsigned short int RA4PPS3 = 3;
    sbit  RA4PPS3_bit at RA4PPS.B3;
    const register unsigned short int RA4PPS4 = 4;
    sbit  RA4PPS4_bit at RA4PPS.B4;
    const register unsigned short int RA4PPS5 = 5;
    sbit  RA4PPS5_bit at RA4PPS.B5;

sfr unsigned short volatile RA5PPS           absolute 0x1F15;
    const register unsigned short int RA5PPS0 = 0;
    sbit  RA5PPS0_bit at RA5PPS.B0;
    const register unsigned short int RA5PPS1 = 1;
    sbit  RA5PPS1_bit at RA5PPS.B1;
    const register unsigned short int RA5PPS2 = 2;
    sbit  RA5PPS2_bit at RA5PPS.B2;
    const register unsigned short int RA5PPS3 = 3;
    sbit  RA5PPS3_bit at RA5PPS.B3;
    const register unsigned short int RA5PPS4 = 4;
    sbit  RA5PPS4_bit at RA5PPS.B4;
    const register unsigned short int RA5PPS5 = 5;
    sbit  RA5PPS5_bit at RA5PPS.B5;

sfr unsigned short volatile RA6PPS           absolute 0x1F16;
    const register unsigned short int RA6PPS0 = 0;
    sbit  RA6PPS0_bit at RA6PPS.B0;
    const register unsigned short int RA6PPS1 = 1;
    sbit  RA6PPS1_bit at RA6PPS.B1;
    const register unsigned short int RA6PPS2 = 2;
    sbit  RA6PPS2_bit at RA6PPS.B2;
    const register unsigned short int RA6PPS3 = 3;
    sbit  RA6PPS3_bit at RA6PPS.B3;
    const register unsigned short int RA6PPS4 = 4;
    sbit  RA6PPS4_bit at RA6PPS.B4;
    const register unsigned short int RA6PPS5 = 5;
    sbit  RA6PPS5_bit at RA6PPS.B5;

sfr unsigned short volatile RA7PPS           absolute 0x1F17;
    const register unsigned short int RA7PPS0 = 0;
    sbit  RA7PPS0_bit at RA7PPS.B0;
    const register unsigned short int RA7PPS1 = 1;
    sbit  RA7PPS1_bit at RA7PPS.B1;
    const register unsigned short int RA7PPS2 = 2;
    sbit  RA7PPS2_bit at RA7PPS.B2;
    const register unsigned short int RA7PPS3 = 3;
    sbit  RA7PPS3_bit at RA7PPS.B3;
    const register unsigned short int RA7PPS4 = 4;
    sbit  RA7PPS4_bit at RA7PPS.B4;
    const register unsigned short int RA7PPS5 = 5;
    sbit  RA7PPS5_bit at RA7PPS.B5;

sfr unsigned short volatile RB0PPS           absolute 0x1F18;
    const register unsigned short int RB0PPS0 = 0;
    sbit  RB0PPS0_bit at RB0PPS.B0;
    const register unsigned short int RB0PPS1 = 1;
    sbit  RB0PPS1_bit at RB0PPS.B1;
    const register unsigned short int RB0PPS2 = 2;
    sbit  RB0PPS2_bit at RB0PPS.B2;
    const register unsigned short int RB0PPS3 = 3;
    sbit  RB0PPS3_bit at RB0PPS.B3;
    const register unsigned short int RB0PPS4 = 4;
    sbit  RB0PPS4_bit at RB0PPS.B4;
    const register unsigned short int RB0PPS5 = 5;
    sbit  RB0PPS5_bit at RB0PPS.B5;

sfr unsigned short volatile RB1PPS           absolute 0x1F19;
    const register unsigned short int RB1PPS0 = 0;
    sbit  RB1PPS0_bit at RB1PPS.B0;
    const register unsigned short int RB1PPS1 = 1;
    sbit  RB1PPS1_bit at RB1PPS.B1;
    const register unsigned short int RB1PPS2 = 2;
    sbit  RB1PPS2_bit at RB1PPS.B2;
    const register unsigned short int RB1PPS3 = 3;
    sbit  RB1PPS3_bit at RB1PPS.B3;
    const register unsigned short int RB1PPS4 = 4;
    sbit  RB1PPS4_bit at RB1PPS.B4;
    const register unsigned short int RB1PPS5 = 5;
    sbit  RB1PPS5_bit at RB1PPS.B5;

sfr unsigned short volatile RB2PPS           absolute 0x1F1A;
    const register unsigned short int RB2PPS0 = 0;
    sbit  RB2PPS0_bit at RB2PPS.B0;
    const register unsigned short int RB2PPS1 = 1;
    sbit  RB2PPS1_bit at RB2PPS.B1;
    const register unsigned short int RB2PPS2 = 2;
    sbit  RB2PPS2_bit at RB2PPS.B2;
    const register unsigned short int RB2PPS3 = 3;
    sbit  RB2PPS3_bit at RB2PPS.B3;
    const register unsigned short int RB2PPS4 = 4;
    sbit  RB2PPS4_bit at RB2PPS.B4;
    const register unsigned short int RB2PPS5 = 5;
    sbit  RB2PPS5_bit at RB2PPS.B5;

sfr unsigned short volatile RB3PPS           absolute 0x1F1B;
    const register unsigned short int RB3PPS0 = 0;
    sbit  RB3PPS0_bit at RB3PPS.B0;
    const register unsigned short int RB3PPS1 = 1;
    sbit  RB3PPS1_bit at RB3PPS.B1;
    const register unsigned short int RB3PPS2 = 2;
    sbit  RB3PPS2_bit at RB3PPS.B2;
    const register unsigned short int RB3PPS3 = 3;
    sbit  RB3PPS3_bit at RB3PPS.B3;
    const register unsigned short int RB3PPS4 = 4;
    sbit  RB3PPS4_bit at RB3PPS.B4;
    const register unsigned short int RB3PPS5 = 5;
    sbit  RB3PPS5_bit at RB3PPS.B5;

sfr unsigned short volatile RB4PPS           absolute 0x1F1C;
    const register unsigned short int RB4PPS0 = 0;
    sbit  RB4PPS0_bit at RB4PPS.B0;
    const register unsigned short int RB4PPS1 = 1;
    sbit  RB4PPS1_bit at RB4PPS.B1;
    const register unsigned short int RB4PPS2 = 2;
    sbit  RB4PPS2_bit at RB4PPS.B2;
    const register unsigned short int RB4PPS3 = 3;
    sbit  RB4PPS3_bit at RB4PPS.B3;
    const register unsigned short int RB4PPS4 = 4;
    sbit  RB4PPS4_bit at RB4PPS.B4;
    const register unsigned short int RB4PPS5 = 5;
    sbit  RB4PPS5_bit at RB4PPS.B5;

sfr unsigned short volatile RB5PPS           absolute 0x1F1D;
    const register unsigned short int RB5PPS0 = 0;
    sbit  RB5PPS0_bit at RB5PPS.B0;
    const register unsigned short int RB5PPS1 = 1;
    sbit  RB5PPS1_bit at RB5PPS.B1;
    const register unsigned short int RB5PPS2 = 2;
    sbit  RB5PPS2_bit at RB5PPS.B2;
    const register unsigned short int RB5PPS3 = 3;
    sbit  RB5PPS3_bit at RB5PPS.B3;
    const register unsigned short int RB5PPS4 = 4;
    sbit  RB5PPS4_bit at RB5PPS.B4;
    const register unsigned short int RB5PPS5 = 5;
    sbit  RB5PPS5_bit at RB5PPS.B5;

sfr unsigned short volatile RB6PPS           absolute 0x1F1E;
    const register unsigned short int RB6PPS0 = 0;
    sbit  RB6PPS0_bit at RB6PPS.B0;
    const register unsigned short int RB6PPS1 = 1;
    sbit  RB6PPS1_bit at RB6PPS.B1;
    const register unsigned short int RB6PPS2 = 2;
    sbit  RB6PPS2_bit at RB6PPS.B2;
    const register unsigned short int RB6PPS3 = 3;
    sbit  RB6PPS3_bit at RB6PPS.B3;
    const register unsigned short int RB6PPS4 = 4;
    sbit  RB6PPS4_bit at RB6PPS.B4;
    const register unsigned short int RB6PPS5 = 5;
    sbit  RB6PPS5_bit at RB6PPS.B5;

sfr unsigned short volatile RB7PPS           absolute 0x1F1F;
    const register unsigned short int RB7PPS0 = 0;
    sbit  RB7PPS0_bit at RB7PPS.B0;
    const register unsigned short int RB7PPS1 = 1;
    sbit  RB7PPS1_bit at RB7PPS.B1;
    const register unsigned short int RB7PPS2 = 2;
    sbit  RB7PPS2_bit at RB7PPS.B2;
    const register unsigned short int RB7PPS3 = 3;
    sbit  RB7PPS3_bit at RB7PPS.B3;
    const register unsigned short int RB7PPS4 = 4;
    sbit  RB7PPS4_bit at RB7PPS.B4;
    const register unsigned short int RB7PPS5 = 5;
    sbit  RB7PPS5_bit at RB7PPS.B5;

sfr unsigned short volatile RC0PPS           absolute 0x1F20;
    const register unsigned short int RC0PPS0 = 0;
    sbit  RC0PPS0_bit at RC0PPS.B0;
    const register unsigned short int RC0PPS1 = 1;
    sbit  RC0PPS1_bit at RC0PPS.B1;
    const register unsigned short int RC0PPS2 = 2;
    sbit  RC0PPS2_bit at RC0PPS.B2;
    const register unsigned short int RC0PPS3 = 3;
    sbit  RC0PPS3_bit at RC0PPS.B3;
    const register unsigned short int RC0PPS4 = 4;
    sbit  RC0PPS4_bit at RC0PPS.B4;
    const register unsigned short int RC0PPS5 = 5;
    sbit  RC0PPS5_bit at RC0PPS.B5;

sfr unsigned short volatile RC1PPS           absolute 0x1F21;
    const register unsigned short int RC1PPS0 = 0;
    sbit  RC1PPS0_bit at RC1PPS.B0;
    const register unsigned short int RC1PPS1 = 1;
    sbit  RC1PPS1_bit at RC1PPS.B1;
    const register unsigned short int RC1PPS2 = 2;
    sbit  RC1PPS2_bit at RC1PPS.B2;
    const register unsigned short int RC1PPS3 = 3;
    sbit  RC1PPS3_bit at RC1PPS.B3;
    const register unsigned short int RC1PPS4 = 4;
    sbit  RC1PPS4_bit at RC1PPS.B4;
    const register unsigned short int RC1PPS5 = 5;
    sbit  RC1PPS5_bit at RC1PPS.B5;

sfr unsigned short volatile RC2PPS           absolute 0x1F22;
    const register unsigned short int RC2PPS0 = 0;
    sbit  RC2PPS0_bit at RC2PPS.B0;
    const register unsigned short int RC2PPS1 = 1;
    sbit  RC2PPS1_bit at RC2PPS.B1;
    const register unsigned short int RC2PPS2 = 2;
    sbit  RC2PPS2_bit at RC2PPS.B2;
    const register unsigned short int RC2PPS3 = 3;
    sbit  RC2PPS3_bit at RC2PPS.B3;
    const register unsigned short int RC2PPS4 = 4;
    sbit  RC2PPS4_bit at RC2PPS.B4;
    const register unsigned short int RC2PPS5 = 5;
    sbit  RC2PPS5_bit at RC2PPS.B5;

sfr unsigned short volatile RC3PPS           absolute 0x1F23;
    const register unsigned short int RC3PPS0 = 0;
    sbit  RC3PPS0_bit at RC3PPS.B0;
    const register unsigned short int RC3PPS1 = 1;
    sbit  RC3PPS1_bit at RC3PPS.B1;
    const register unsigned short int RC3PPS2 = 2;
    sbit  RC3PPS2_bit at RC3PPS.B2;
    const register unsigned short int RC3PPS3 = 3;
    sbit  RC3PPS3_bit at RC3PPS.B3;
    const register unsigned short int RC3PPS4 = 4;
    sbit  RC3PPS4_bit at RC3PPS.B4;
    const register unsigned short int RC3PPS5 = 5;
    sbit  RC3PPS5_bit at RC3PPS.B5;

sfr unsigned short volatile RC4PPS           absolute 0x1F24;
    const register unsigned short int RC4PPS0 = 0;
    sbit  RC4PPS0_bit at RC4PPS.B0;
    const register unsigned short int RC4PPS1 = 1;
    sbit  RC4PPS1_bit at RC4PPS.B1;
    const register unsigned short int RC4PPS2 = 2;
    sbit  RC4PPS2_bit at RC4PPS.B2;
    const register unsigned short int RC4PPS3 = 3;
    sbit  RC4PPS3_bit at RC4PPS.B3;
    const register unsigned short int RC4PPS4 = 4;
    sbit  RC4PPS4_bit at RC4PPS.B4;
    const register unsigned short int RC4PPS5 = 5;
    sbit  RC4PPS5_bit at RC4PPS.B5;

sfr unsigned short volatile RC5PPS           absolute 0x1F25;
    const register unsigned short int RC5PPS0 = 0;
    sbit  RC5PPS0_bit at RC5PPS.B0;
    const register unsigned short int RC5PPS1 = 1;
    sbit  RC5PPS1_bit at RC5PPS.B1;
    const register unsigned short int RC5PPS2 = 2;
    sbit  RC5PPS2_bit at RC5PPS.B2;
    const register unsigned short int RC5PPS3 = 3;
    sbit  RC5PPS3_bit at RC5PPS.B3;
    const register unsigned short int RC5PPS4 = 4;
    sbit  RC5PPS4_bit at RC5PPS.B4;
    const register unsigned short int RC5PPS5 = 5;
    sbit  RC5PPS5_bit at RC5PPS.B5;

sfr unsigned short volatile RC6PPS           absolute 0x1F26;
    const register unsigned short int RC6PPS0 = 0;
    sbit  RC6PPS0_bit at RC6PPS.B0;
    const register unsigned short int RC6PPS1 = 1;
    sbit  RC6PPS1_bit at RC6PPS.B1;
    const register unsigned short int RC6PPS2 = 2;
    sbit  RC6PPS2_bit at RC6PPS.B2;
    const register unsigned short int RC6PPS3 = 3;
    sbit  RC6PPS3_bit at RC6PPS.B3;
    const register unsigned short int RC6PPS4 = 4;
    sbit  RC6PPS4_bit at RC6PPS.B4;
    const register unsigned short int RC6PPS5 = 5;
    sbit  RC6PPS5_bit at RC6PPS.B5;

sfr unsigned short volatile RC7PPS           absolute 0x1F27;
    const register unsigned short int RC7PPS0 = 0;
    sbit  RC7PPS0_bit at RC7PPS.B0;
    const register unsigned short int RC7PPS1 = 1;
    sbit  RC7PPS1_bit at RC7PPS.B1;
    const register unsigned short int RC7PPS2 = 2;
    sbit  RC7PPS2_bit at RC7PPS.B2;
    const register unsigned short int RC7PPS3 = 3;
    sbit  RC7PPS3_bit at RC7PPS.B3;
    const register unsigned short int RC7PPS4 = 4;
    sbit  RC7PPS4_bit at RC7PPS.B4;
    const register unsigned short int RC7PPS5 = 5;
    sbit  RC7PPS5_bit at RC7PPS.B5;

sfr unsigned short volatile ANSELA           absolute 0x1F38;
    const register unsigned short int ANSA0 = 0;
    sbit  ANSA0_bit at ANSELA.B0;
    const register unsigned short int ANSA1 = 1;
    sbit  ANSA1_bit at ANSELA.B1;
    const register unsigned short int ANSA2 = 2;
    sbit  ANSA2_bit at ANSELA.B2;
    const register unsigned short int ANSA3 = 3;
    sbit  ANSA3_bit at ANSELA.B3;
    const register unsigned short int ANSA4 = 4;
    sbit  ANSA4_bit at ANSELA.B4;
    const register unsigned short int ANSA5 = 5;
    sbit  ANSA5_bit at ANSELA.B5;
    const register unsigned short int ANSA6 = 6;
    sbit  ANSA6_bit at ANSELA.B6;
    const register unsigned short int ANSA7 = 7;
    sbit  ANSA7_bit at ANSELA.B7;

sfr unsigned short          WPUA             absolute 0x1F39;
    const register unsigned short int WPUA0 = 0;
    sbit  WPUA0_bit at WPUA.B0;
    const register unsigned short int WPUA1 = 1;
    sbit  WPUA1_bit at WPUA.B1;
    const register unsigned short int WPUA2 = 2;
    sbit  WPUA2_bit at WPUA.B2;
    const register unsigned short int WPUA3 = 3;
    sbit  WPUA3_bit at WPUA.B3;
    const register unsigned short int WPUA4 = 4;
    sbit  WPUA4_bit at WPUA.B4;
    const register unsigned short int WPUA5 = 5;
    sbit  WPUA5_bit at WPUA.B5;
    const register unsigned short int WPUA6 = 6;
    sbit  WPUA6_bit at WPUA.B6;
    const register unsigned short int WPUA7 = 7;
    sbit  WPUA7_bit at WPUA.B7;

sfr unsigned short volatile ODCONA           absolute 0x1F3A;
    const register unsigned short int ODCA0 = 0;
    sbit  ODCA0_bit at ODCONA.B0;
    const register unsigned short int ODCA1 = 1;
    sbit  ODCA1_bit at ODCONA.B1;
    const register unsigned short int ODCA2 = 2;
    sbit  ODCA2_bit at ODCONA.B2;
    const register unsigned short int ODCA3 = 3;
    sbit  ODCA3_bit at ODCONA.B3;
    const register unsigned short int ODCA4 = 4;
    sbit  ODCA4_bit at ODCONA.B4;
    const register unsigned short int ODCA5 = 5;
    sbit  ODCA5_bit at ODCONA.B5;
    const register unsigned short int ODCA6 = 6;
    sbit  ODCA6_bit at ODCONA.B6;
    const register unsigned short int ODCA7 = 7;
    sbit  ODCA7_bit at ODCONA.B7;

sfr unsigned short volatile SLRCONA          absolute 0x1F3B;
    const register unsigned short int SLRA0 = 0;
    sbit  SLRA0_bit at SLRCONA.B0;
    const register unsigned short int SLRA1 = 1;
    sbit  SLRA1_bit at SLRCONA.B1;
    const register unsigned short int SLRA2 = 2;
    sbit  SLRA2_bit at SLRCONA.B2;
    const register unsigned short int SLRA3 = 3;
    sbit  SLRA3_bit at SLRCONA.B3;
    const register unsigned short int SLRA4 = 4;
    sbit  SLRA4_bit at SLRCONA.B4;
    const register unsigned short int SLRA5 = 5;
    sbit  SLRA5_bit at SLRCONA.B5;
    const register unsigned short int SLRA6 = 6;
    sbit  SLRA6_bit at SLRCONA.B6;
    const register unsigned short int SLRA7 = 7;
    sbit  SLRA7_bit at SLRCONA.B7;

sfr unsigned short volatile INLVLA           absolute 0x1F3C;
    const register unsigned short int INLVLA0 = 0;
    sbit  INLVLA0_bit at INLVLA.B0;
    const register unsigned short int INLVLA1 = 1;
    sbit  INLVLA1_bit at INLVLA.B1;
    const register unsigned short int INLVLA2 = 2;
    sbit  INLVLA2_bit at INLVLA.B2;
    const register unsigned short int INLVLA3 = 3;
    sbit  INLVLA3_bit at INLVLA.B3;
    const register unsigned short int INLVLA4 = 4;
    sbit  INLVLA4_bit at INLVLA.B4;
    const register unsigned short int INLVLA5 = 5;
    sbit  INLVLA5_bit at INLVLA.B5;
    const register unsigned short int INLVLA6 = 6;
    sbit  INLVLA6_bit at INLVLA.B6;
    const register unsigned short int INLVLA7 = 7;
    sbit  INLVLA7_bit at INLVLA.B7;

sfr unsigned short volatile IOCAP            absolute 0x1F3D;
    const register unsigned short int IOCAP0 = 0;
    sbit  IOCAP0_bit at IOCAP.B0;
    const register unsigned short int IOCAP1 = 1;
    sbit  IOCAP1_bit at IOCAP.B1;
    const register unsigned short int IOCAP2 = 2;
    sbit  IOCAP2_bit at IOCAP.B2;
    const register unsigned short int IOCAP3 = 3;
    sbit  IOCAP3_bit at IOCAP.B3;
    const register unsigned short int IOCAP4 = 4;
    sbit  IOCAP4_bit at IOCAP.B4;
    const register unsigned short int IOCAP5 = 5;
    sbit  IOCAP5_bit at IOCAP.B5;
    const register unsigned short int IOCAP6 = 6;
    sbit  IOCAP6_bit at IOCAP.B6;
    const register unsigned short int IOCAP7 = 7;
    sbit  IOCAP7_bit at IOCAP.B7;

sfr unsigned short volatile IOCAN            absolute 0x1F3E;
    const register unsigned short int IOCAN0 = 0;
    sbit  IOCAN0_bit at IOCAN.B0;
    const register unsigned short int IOCAN1 = 1;
    sbit  IOCAN1_bit at IOCAN.B1;
    const register unsigned short int IOCAN2 = 2;
    sbit  IOCAN2_bit at IOCAN.B2;
    const register unsigned short int IOCAN3 = 3;
    sbit  IOCAN3_bit at IOCAN.B3;
    const register unsigned short int IOCAN4 = 4;
    sbit  IOCAN4_bit at IOCAN.B4;
    const register unsigned short int IOCAN5 = 5;
    sbit  IOCAN5_bit at IOCAN.B5;
    const register unsigned short int IOCAN6 = 6;
    sbit  IOCAN6_bit at IOCAN.B6;
    const register unsigned short int IOCAN7 = 7;
    sbit  IOCAN7_bit at IOCAN.B7;

sfr unsigned short volatile IOCAF            absolute 0x1F3F;
    const register unsigned short int IOCAF0 = 0;
    sbit  IOCAF0_bit at IOCAF.B0;
    const register unsigned short int IOCAF1 = 1;
    sbit  IOCAF1_bit at IOCAF.B1;
    const register unsigned short int IOCAF2 = 2;
    sbit  IOCAF2_bit at IOCAF.B2;
    const register unsigned short int IOCAF3 = 3;
    sbit  IOCAF3_bit at IOCAF.B3;
    const register unsigned short int IOCAF4 = 4;
    sbit  IOCAF4_bit at IOCAF.B4;
    const register unsigned short int IOCAF5 = 5;
    sbit  IOCAF5_bit at IOCAF.B5;
    const register unsigned short int IOCAF6 = 6;
    sbit  IOCAF6_bit at IOCAF.B6;
    const register unsigned short int IOCAF7 = 7;
    sbit  IOCAF7_bit at IOCAF.B7;

sfr unsigned short volatile CCDNA            absolute 0x1F40;
    const register unsigned short int CCDNA0 = 0;
    sbit  CCDNA0_bit at CCDNA.B0;
    const register unsigned short int CCDNA1 = 1;
    sbit  CCDNA1_bit at CCDNA.B1;
    const register unsigned short int CCDNA2 = 2;
    sbit  CCDNA2_bit at CCDNA.B2;
    const register unsigned short int CCDNA3 = 3;
    sbit  CCDNA3_bit at CCDNA.B3;
    const register unsigned short int CCDNA4 = 4;
    sbit  CCDNA4_bit at CCDNA.B4;
    const register unsigned short int CCDNA5 = 5;
    sbit  CCDNA5_bit at CCDNA.B5;
    const register unsigned short int CCDNA6 = 6;
    sbit  CCDNA6_bit at CCDNA.B6;
    const register unsigned short int CCDNA7 = 7;
    sbit  CCDNA7_bit at CCDNA.B7;

sfr unsigned short volatile CCDPA            absolute 0x1F41;
    const register unsigned short int CCDPA0 = 0;
    sbit  CCDPA0_bit at CCDPA.B0;
    const register unsigned short int CCDPA1 = 1;
    sbit  CCDPA1_bit at CCDPA.B1;
    const register unsigned short int CCDPA2 = 2;
    sbit  CCDPA2_bit at CCDPA.B2;
    const register unsigned short int CCDPA3 = 3;
    sbit  CCDPA3_bit at CCDPA.B3;
    const register unsigned short int CCDPA4 = 4;
    sbit  CCDPA4_bit at CCDPA.B4;
    const register unsigned short int CCDPA5 = 5;
    sbit  CCDPA5_bit at CCDPA.B5;
    const register unsigned short int CCDPA6 = 6;
    sbit  CCDPA6_bit at CCDPA.B6;
    const register unsigned short int CCDPA7 = 7;
    sbit  CCDPA7_bit at CCDPA.B7;

sfr unsigned short volatile ANSELB           absolute 0x1F43;
    const register unsigned short int ANSB0 = 0;
    sbit  ANSB0_bit at ANSELB.B0;
    const register unsigned short int ANSB1 = 1;
    sbit  ANSB1_bit at ANSELB.B1;
    const register unsigned short int ANSB2 = 2;
    sbit  ANSB2_bit at ANSELB.B2;
    const register unsigned short int ANSB3 = 3;
    sbit  ANSB3_bit at ANSELB.B3;
    const register unsigned short int ANSB4 = 4;
    sbit  ANSB4_bit at ANSELB.B4;
    const register unsigned short int ANSB5 = 5;
    sbit  ANSB5_bit at ANSELB.B5;
    const register unsigned short int ANSB6 = 6;
    sbit  ANSB6_bit at ANSELB.B6;
    const register unsigned short int ANSB7 = 7;
    sbit  ANSB7_bit at ANSELB.B7;

sfr unsigned short          WPUB             absolute 0x1F44;
    const register unsigned short int WPUB0 = 0;
    sbit  WPUB0_bit at WPUB.B0;
    const register unsigned short int WPUB1 = 1;
    sbit  WPUB1_bit at WPUB.B1;
    const register unsigned short int WPUB2 = 2;
    sbit  WPUB2_bit at WPUB.B2;
    const register unsigned short int WPUB3 = 3;
    sbit  WPUB3_bit at WPUB.B3;
    const register unsigned short int WPUB4 = 4;
    sbit  WPUB4_bit at WPUB.B4;
    const register unsigned short int WPUB5 = 5;
    sbit  WPUB5_bit at WPUB.B5;
    const register unsigned short int WPUB6 = 6;
    sbit  WPUB6_bit at WPUB.B6;
    const register unsigned short int WPUB7 = 7;
    sbit  WPUB7_bit at WPUB.B7;

sfr unsigned short volatile ODCONB           absolute 0x1F45;
    const register unsigned short int ODCB0 = 0;
    sbit  ODCB0_bit at ODCONB.B0;
    const register unsigned short int ODCB1 = 1;
    sbit  ODCB1_bit at ODCONB.B1;
    const register unsigned short int ODCB2 = 2;
    sbit  ODCB2_bit at ODCONB.B2;
    const register unsigned short int ODCB3 = 3;
    sbit  ODCB3_bit at ODCONB.B3;
    const register unsigned short int ODCB4 = 4;
    sbit  ODCB4_bit at ODCONB.B4;
    const register unsigned short int ODCB5 = 5;
    sbit  ODCB5_bit at ODCONB.B5;
    const register unsigned short int ODCB6 = 6;
    sbit  ODCB6_bit at ODCONB.B6;
    const register unsigned short int ODCB7 = 7;
    sbit  ODCB7_bit at ODCONB.B7;

sfr unsigned short volatile SLRCONB          absolute 0x1F46;
    const register unsigned short int SLRB0 = 0;
    sbit  SLRB0_bit at SLRCONB.B0;
    const register unsigned short int SLRB1 = 1;
    sbit  SLRB1_bit at SLRCONB.B1;
    const register unsigned short int SLRB2 = 2;
    sbit  SLRB2_bit at SLRCONB.B2;
    const register unsigned short int SLRB3 = 3;
    sbit  SLRB3_bit at SLRCONB.B3;
    const register unsigned short int SLRB4 = 4;
    sbit  SLRB4_bit at SLRCONB.B4;
    const register unsigned short int SLRB5 = 5;
    sbit  SLRB5_bit at SLRCONB.B5;
    const register unsigned short int SLRB6 = 6;
    sbit  SLRB6_bit at SLRCONB.B6;
    const register unsigned short int SLRB7 = 7;
    sbit  SLRB7_bit at SLRCONB.B7;

sfr unsigned short volatile INLVLB           absolute 0x1F47;
    const register unsigned short int INLVLB0 = 0;
    sbit  INLVLB0_bit at INLVLB.B0;
    const register unsigned short int INLVLB1 = 1;
    sbit  INLVLB1_bit at INLVLB.B1;
    const register unsigned short int INLVLB2 = 2;
    sbit  INLVLB2_bit at INLVLB.B2;
    const register unsigned short int INLVLB3 = 3;
    sbit  INLVLB3_bit at INLVLB.B3;
    const register unsigned short int INLVLB4 = 4;
    sbit  INLVLB4_bit at INLVLB.B4;
    const register unsigned short int INLVLB5 = 5;
    sbit  INLVLB5_bit at INLVLB.B5;
    const register unsigned short int INLVLB6 = 6;
    sbit  INLVLB6_bit at INLVLB.B6;
    const register unsigned short int INLVLB7 = 7;
    sbit  INLVLB7_bit at INLVLB.B7;

sfr unsigned short volatile IOCBP            absolute 0x1F48;
    const register unsigned short int IOCBP0 = 0;
    sbit  IOCBP0_bit at IOCBP.B0;
    const register unsigned short int IOCBP1 = 1;
    sbit  IOCBP1_bit at IOCBP.B1;
    const register unsigned short int IOCBP2 = 2;
    sbit  IOCBP2_bit at IOCBP.B2;
    const register unsigned short int IOCBP3 = 3;
    sbit  IOCBP3_bit at IOCBP.B3;
    const register unsigned short int IOCBP4 = 4;
    sbit  IOCBP4_bit at IOCBP.B4;
    const register unsigned short int IOCBP5 = 5;
    sbit  IOCBP5_bit at IOCBP.B5;
    const register unsigned short int IOCBP6 = 6;
    sbit  IOCBP6_bit at IOCBP.B6;
    const register unsigned short int IOCBP7 = 7;
    sbit  IOCBP7_bit at IOCBP.B7;

sfr unsigned short volatile IOCBN            absolute 0x1F49;
    const register unsigned short int IOCBN0 = 0;
    sbit  IOCBN0_bit at IOCBN.B0;
    const register unsigned short int IOCBN1 = 1;
    sbit  IOCBN1_bit at IOCBN.B1;
    const register unsigned short int IOCBN2 = 2;
    sbit  IOCBN2_bit at IOCBN.B2;
    const register unsigned short int IOCBN3 = 3;
    sbit  IOCBN3_bit at IOCBN.B3;
    const register unsigned short int IOCBN4 = 4;
    sbit  IOCBN4_bit at IOCBN.B4;
    const register unsigned short int IOCBN5 = 5;
    sbit  IOCBN5_bit at IOCBN.B5;
    const register unsigned short int IOCBN6 = 6;
    sbit  IOCBN6_bit at IOCBN.B6;
    const register unsigned short int IOCBN7 = 7;
    sbit  IOCBN7_bit at IOCBN.B7;

sfr unsigned short volatile IOCBF            absolute 0x1F4A;
    const register unsigned short int IOCBF0 = 0;
    sbit  IOCBF0_bit at IOCBF.B0;
    const register unsigned short int IOCBF1 = 1;
    sbit  IOCBF1_bit at IOCBF.B1;
    const register unsigned short int IOCBF2 = 2;
    sbit  IOCBF2_bit at IOCBF.B2;
    const register unsigned short int IOCBF3 = 3;
    sbit  IOCBF3_bit at IOCBF.B3;
    const register unsigned short int IOCBF4 = 4;
    sbit  IOCBF4_bit at IOCBF.B4;
    const register unsigned short int IOCBF5 = 5;
    sbit  IOCBF5_bit at IOCBF.B5;
    const register unsigned short int IOCBF6 = 6;
    sbit  IOCBF6_bit at IOCBF.B6;
    const register unsigned short int IOCBF7 = 7;
    sbit  IOCBF7_bit at IOCBF.B7;

sfr unsigned short volatile CCDNB            absolute 0x1F4B;
    const register unsigned short int CCDNB0 = 0;
    sbit  CCDNB0_bit at CCDNB.B0;
    const register unsigned short int CCDNB1 = 1;
    sbit  CCDNB1_bit at CCDNB.B1;
    const register unsigned short int CCDNB2 = 2;
    sbit  CCDNB2_bit at CCDNB.B2;
    const register unsigned short int CCDNB3 = 3;
    sbit  CCDNB3_bit at CCDNB.B3;
    const register unsigned short int CCDNB4 = 4;
    sbit  CCDNB4_bit at CCDNB.B4;
    const register unsigned short int CCDNB5 = 5;
    sbit  CCDNB5_bit at CCDNB.B5;
    const register unsigned short int CCDNB6 = 6;
    sbit  CCDNB6_bit at CCDNB.B6;
    const register unsigned short int CCDNB7 = 7;
    sbit  CCDNB7_bit at CCDNB.B7;

sfr unsigned short volatile CCDPB            absolute 0x1F4C;
    const register unsigned short int CCDPB0 = 0;
    sbit  CCDPB0_bit at CCDPB.B0;
    const register unsigned short int CCDPB1 = 1;
    sbit  CCDPB1_bit at CCDPB.B1;
    const register unsigned short int CCDPB2 = 2;
    sbit  CCDPB2_bit at CCDPB.B2;
    const register unsigned short int CCDPB3 = 3;
    sbit  CCDPB3_bit at CCDPB.B3;
    const register unsigned short int CCDPB4 = 4;
    sbit  CCDPB4_bit at CCDPB.B4;
    const register unsigned short int CCDPB5 = 5;
    sbit  CCDPB5_bit at CCDPB.B5;
    const register unsigned short int CCDPB6 = 6;
    sbit  CCDPB6_bit at CCDPB.B6;
    const register unsigned short int CCDPB7 = 7;
    sbit  CCDPB7_bit at CCDPB.B7;

sfr unsigned short volatile ANSELC           absolute 0x1F4E;
    const register unsigned short int ANSC0 = 0;
    sbit  ANSC0_bit at ANSELC.B0;
    const register unsigned short int ANSC1 = 1;
    sbit  ANSC1_bit at ANSELC.B1;
    const register unsigned short int ANSC2 = 2;
    sbit  ANSC2_bit at ANSELC.B2;
    const register unsigned short int ANSC3 = 3;
    sbit  ANSC3_bit at ANSELC.B3;
    const register unsigned short int ANSC4 = 4;
    sbit  ANSC4_bit at ANSELC.B4;
    const register unsigned short int ANSC5 = 5;
    sbit  ANSC5_bit at ANSELC.B5;
    const register unsigned short int ANSC6 = 6;
    sbit  ANSC6_bit at ANSELC.B6;
    const register unsigned short int ANSC7 = 7;
    sbit  ANSC7_bit at ANSELC.B7;

sfr unsigned short volatile WPUC             absolute 0x1F4F;
    const register unsigned short int WPUC0 = 0;
    sbit  WPUC0_bit at WPUC.B0;
    const register unsigned short int WPUC1 = 1;
    sbit  WPUC1_bit at WPUC.B1;
    const register unsigned short int WPUC2 = 2;
    sbit  WPUC2_bit at WPUC.B2;
    const register unsigned short int WPUC3 = 3;
    sbit  WPUC3_bit at WPUC.B3;
    const register unsigned short int WPUC4 = 4;
    sbit  WPUC4_bit at WPUC.B4;
    const register unsigned short int WPUC5 = 5;
    sbit  WPUC5_bit at WPUC.B5;
    const register unsigned short int WPUC6 = 6;
    sbit  WPUC6_bit at WPUC.B6;
    const register unsigned short int WPUC7 = 7;
    sbit  WPUC7_bit at WPUC.B7;

sfr unsigned short volatile ODCONC           absolute 0x1F50;
    const register unsigned short int ODCC0 = 0;
    sbit  ODCC0_bit at ODCONC.B0;
    const register unsigned short int ODCC1 = 1;
    sbit  ODCC1_bit at ODCONC.B1;
    const register unsigned short int ODCC2 = 2;
    sbit  ODCC2_bit at ODCONC.B2;
    const register unsigned short int ODCC3 = 3;
    sbit  ODCC3_bit at ODCONC.B3;
    const register unsigned short int ODCC4 = 4;
    sbit  ODCC4_bit at ODCONC.B4;
    const register unsigned short int ODCC5 = 5;
    sbit  ODCC5_bit at ODCONC.B5;
    const register unsigned short int ODCC6 = 6;
    sbit  ODCC6_bit at ODCONC.B6;
    const register unsigned short int ODCC7 = 7;
    sbit  ODCC7_bit at ODCONC.B7;

sfr unsigned short volatile SLRCONC          absolute 0x1F51;
    const register unsigned short int SLRC0 = 0;
    sbit  SLRC0_bit at SLRCONC.B0;
    const register unsigned short int SLRC1 = 1;
    sbit  SLRC1_bit at SLRCONC.B1;
    const register unsigned short int SLRC2 = 2;
    sbit  SLRC2_bit at SLRCONC.B2;
    const register unsigned short int SLRC3 = 3;
    sbit  SLRC3_bit at SLRCONC.B3;
    const register unsigned short int SLRC4 = 4;
    sbit  SLRC4_bit at SLRCONC.B4;
    const register unsigned short int SLRC5 = 5;
    sbit  SLRC5_bit at SLRCONC.B5;
    const register unsigned short int SLRC6 = 6;
    sbit  SLRC6_bit at SLRCONC.B6;
    const register unsigned short int SLRC7 = 7;
    sbit  SLRC7_bit at SLRCONC.B7;

sfr unsigned short volatile INLVLC           absolute 0x1F52;
    const register unsigned short int INLVLC0 = 0;
    sbit  INLVLC0_bit at INLVLC.B0;
    const register unsigned short int INLVLC1 = 1;
    sbit  INLVLC1_bit at INLVLC.B1;
    const register unsigned short int INLVLC2 = 2;
    sbit  INLVLC2_bit at INLVLC.B2;
    const register unsigned short int INLVLC3 = 3;
    sbit  INLVLC3_bit at INLVLC.B3;
    const register unsigned short int INLVLC4 = 4;
    sbit  INLVLC4_bit at INLVLC.B4;
    const register unsigned short int INLVLC5 = 5;
    sbit  INLVLC5_bit at INLVLC.B5;
    const register unsigned short int INLVLC6 = 6;
    sbit  INLVLC6_bit at INLVLC.B6;
    const register unsigned short int INLVLC7 = 7;
    sbit  INLVLC7_bit at INLVLC.B7;

sfr unsigned short volatile IOCCP            absolute 0x1F53;
    const register unsigned short int IOCCP0 = 0;
    sbit  IOCCP0_bit at IOCCP.B0;
    const register unsigned short int IOCCP1 = 1;
    sbit  IOCCP1_bit at IOCCP.B1;
    const register unsigned short int IOCCP2 = 2;
    sbit  IOCCP2_bit at IOCCP.B2;
    const register unsigned short int IOCCP3 = 3;
    sbit  IOCCP3_bit at IOCCP.B3;
    const register unsigned short int IOCCP4 = 4;
    sbit  IOCCP4_bit at IOCCP.B4;
    const register unsigned short int IOCCP5 = 5;
    sbit  IOCCP5_bit at IOCCP.B5;
    const register unsigned short int IOCCP6 = 6;
    sbit  IOCCP6_bit at IOCCP.B6;
    const register unsigned short int IOCCP7 = 7;
    sbit  IOCCP7_bit at IOCCP.B7;

sfr unsigned short volatile IOCCN            absolute 0x1F54;
    const register unsigned short int IOCCN0 = 0;
    sbit  IOCCN0_bit at IOCCN.B0;
    const register unsigned short int IOCCN1 = 1;
    sbit  IOCCN1_bit at IOCCN.B1;
    const register unsigned short int IOCCN2 = 2;
    sbit  IOCCN2_bit at IOCCN.B2;
    const register unsigned short int IOCCN3 = 3;
    sbit  IOCCN3_bit at IOCCN.B3;
    const register unsigned short int IOCCN4 = 4;
    sbit  IOCCN4_bit at IOCCN.B4;
    const register unsigned short int IOCCN5 = 5;
    sbit  IOCCN5_bit at IOCCN.B5;
    const register unsigned short int IOCCN6 = 6;
    sbit  IOCCN6_bit at IOCCN.B6;
    const register unsigned short int IOCCN7 = 7;
    sbit  IOCCN7_bit at IOCCN.B7;

sfr unsigned short volatile IOCCF            absolute 0x1F55;
    const register unsigned short int IOCCF0 = 0;
    sbit  IOCCF0_bit at IOCCF.B0;
    const register unsigned short int IOCCF1 = 1;
    sbit  IOCCF1_bit at IOCCF.B1;
    const register unsigned short int IOCCF2 = 2;
    sbit  IOCCF2_bit at IOCCF.B2;
    const register unsigned short int IOCCF3 = 3;
    sbit  IOCCF3_bit at IOCCF.B3;
    const register unsigned short int IOCCF4 = 4;
    sbit  IOCCF4_bit at IOCCF.B4;
    const register unsigned short int IOCCF5 = 5;
    sbit  IOCCF5_bit at IOCCF.B5;
    const register unsigned short int IOCCF6 = 6;
    sbit  IOCCF6_bit at IOCCF.B6;
    const register unsigned short int IOCCF7 = 7;
    sbit  IOCCF7_bit at IOCCF.B7;

sfr unsigned short volatile CCDNC            absolute 0x1F56;
    const register unsigned short int CCDNC0 = 0;
    sbit  CCDNC0_bit at CCDNC.B0;
    const register unsigned short int CCDNC1 = 1;
    sbit  CCDNC1_bit at CCDNC.B1;
    const register unsigned short int CCDNC2 = 2;
    sbit  CCDNC2_bit at CCDNC.B2;
    const register unsigned short int CCDNC3 = 3;
    sbit  CCDNC3_bit at CCDNC.B3;
    const register unsigned short int CCDNC4 = 4;
    sbit  CCDNC4_bit at CCDNC.B4;
    const register unsigned short int CCDNC5 = 5;
    sbit  CCDNC5_bit at CCDNC.B5;
    const register unsigned short int CCDNC6 = 6;
    sbit  CCDNC6_bit at CCDNC.B6;
    const register unsigned short int CCDNC7 = 7;
    sbit  CCDNC7_bit at CCDNC.B7;

sfr unsigned short volatile CCDPC            absolute 0x1F57;
    const register unsigned short int CCDPC0 = 0;
    sbit  CCDPC0_bit at CCDPC.B0;
    const register unsigned short int CCDPC1 = 1;
    sbit  CCDPC1_bit at CCDPC.B1;
    const register unsigned short int CCDPC2 = 2;
    sbit  CCDPC2_bit at CCDPC.B2;
    const register unsigned short int CCDPC3 = 3;
    sbit  CCDPC3_bit at CCDPC.B3;
    const register unsigned short int CCDPC4 = 4;
    sbit  CCDPC4_bit at CCDPC.B4;
    const register unsigned short int CCDPC5 = 5;
    sbit  CCDPC5_bit at CCDPC.B5;
    const register unsigned short int CCDPC6 = 6;
    sbit  CCDPC6_bit at CCDPC.B6;
    const register unsigned short int CCDPC7 = 7;
    sbit  CCDPC7_bit at CCDPC.B7;

sfr unsigned short volatile WPUE             absolute 0x1F65;
    const register unsigned short int WPUE0 = 0;
    sbit  WPUE0_bit at WPUE.B0;
    const register unsigned short int WPUE1 = 1;
    sbit  WPUE1_bit at WPUE.B1;
    const register unsigned short int WPUE2 = 2;
    sbit  WPUE2_bit at WPUE.B2;

sfr unsigned short volatile INLVLE           absolute 0x1F68;
    const register unsigned short int INLVLE0 = 0;
    sbit  INLVLE0_bit at INLVLE.B0;
    const register unsigned short int INLVLE1 = 1;
    sbit  INLVLE1_bit at INLVLE.B1;
    const register unsigned short int INLVLE2 = 2;
    sbit  INLVLE2_bit at INLVLE.B2;

sfr unsigned short volatile IOCEP            absolute 0x1F69;
    const register unsigned short int IOCEP3 = 3;
    sbit  IOCEP3_bit at IOCEP.B3;

sfr unsigned short volatile IOCEN            absolute 0x1F6A;
    const register unsigned short int IOCEN3 = 3;
    sbit  IOCEN3_bit at IOCEN.B3;

sfr unsigned short volatile IOCEF            absolute 0x1F6B;
    const register unsigned short int IOCEF3 = 3;
    sbit  IOCEF3_bit at IOCEF.B3;

sfr unsigned short volatile STATUS_SHAD      absolute 0x1FE4;
    const register unsigned short int C_SHAD = 0;
    sbit  C_SHAD_bit at STATUS_SHAD.B0;
    const register unsigned short int DC_SHAD = 1;
    sbit  DC_SHAD_bit at STATUS_SHAD.B1;
    const register unsigned short int Z_SHAD = 2;
    sbit  Z_SHAD_bit at STATUS_SHAD.B2;

sfr unsigned short volatile WREG_SHAD        absolute 0x1FE5;
sfr unsigned short volatile BSR_SHAD         absolute 0x1FE6;
sfr unsigned short volatile PCLATH_SHAD      absolute 0x1FE7;
sfr unsigned short volatile FSR0L_SHAD       absolute 0x1FE8;
sfr unsigned short volatile FSR0H_SHAD       absolute 0x1FE9;
sfr unsigned short volatile FSR1L_SHAD       absolute 0x1FEA;
sfr unsigned short volatile FSR1H_SHAD       absolute 0x1FEB;
sfr unsigned short volatile STKPTR           absolute 0x1FED;
sfr unsigned short volatile TOSL             absolute 0x1FEE;
sfr unsigned short volatile TOSH             absolute 0x1FEF;
