# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1423 \
    name C_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_3 \
    op interface \
    ports { C_3_address0 { O 7 vector } C_3_ce0 { O 1 bit } C_3_we0 { O 1 bit } C_3_d0 { O 24 vector } C_3_address1 { O 7 vector } C_3_ce1 { O 1 bit } C_3_we1 { O 1 bit } C_3_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1424 \
    name C_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_7 \
    op interface \
    ports { C_7_address0 { O 7 vector } C_7_ce0 { O 1 bit } C_7_we0 { O 1 bit } C_7_d0 { O 24 vector } C_7_address1 { O 7 vector } C_7_ce1 { O 1 bit } C_7_we1 { O 1 bit } C_7_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1425 \
    name C_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_11 \
    op interface \
    ports { C_11_address0 { O 7 vector } C_11_ce0 { O 1 bit } C_11_we0 { O 1 bit } C_11_d0 { O 24 vector } C_11_address1 { O 7 vector } C_11_ce1 { O 1 bit } C_11_we1 { O 1 bit } C_11_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1426 \
    name C_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_15 \
    op interface \
    ports { C_15_address0 { O 7 vector } C_15_ce0 { O 1 bit } C_15_we0 { O 1 bit } C_15_d0 { O 24 vector } C_15_address1 { O 7 vector } C_15_ce1 { O 1 bit } C_15_we1 { O 1 bit } C_15_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1427 \
    name C_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_19 \
    op interface \
    ports { C_19_address0 { O 7 vector } C_19_ce0 { O 1 bit } C_19_we0 { O 1 bit } C_19_d0 { O 24 vector } C_19_address1 { O 7 vector } C_19_ce1 { O 1 bit } C_19_we1 { O 1 bit } C_19_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1428 \
    name C_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_23 \
    op interface \
    ports { C_23_address0 { O 7 vector } C_23_ce0 { O 1 bit } C_23_we0 { O 1 bit } C_23_d0 { O 24 vector } C_23_address1 { O 7 vector } C_23_ce1 { O 1 bit } C_23_we1 { O 1 bit } C_23_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1429 \
    name C_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_27 \
    op interface \
    ports { C_27_address0 { O 7 vector } C_27_ce0 { O 1 bit } C_27_we0 { O 1 bit } C_27_d0 { O 24 vector } C_27_address1 { O 7 vector } C_27_ce1 { O 1 bit } C_27_we1 { O 1 bit } C_27_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1430 \
    name C_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_31 \
    op interface \
    ports { C_31_address0 { O 7 vector } C_31_ce0 { O 1 bit } C_31_we0 { O 1 bit } C_31_d0 { O 24 vector } C_31_address1 { O 7 vector } C_31_ce1 { O 1 bit } C_31_we1 { O 1 bit } C_31_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1431 \
    name C_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_35 \
    op interface \
    ports { C_35_address0 { O 7 vector } C_35_ce0 { O 1 bit } C_35_we0 { O 1 bit } C_35_d0 { O 24 vector } C_35_address1 { O 7 vector } C_35_ce1 { O 1 bit } C_35_we1 { O 1 bit } C_35_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1432 \
    name C_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_39 \
    op interface \
    ports { C_39_address0 { O 7 vector } C_39_ce0 { O 1 bit } C_39_we0 { O 1 bit } C_39_d0 { O 24 vector } C_39_address1 { O 7 vector } C_39_ce1 { O 1 bit } C_39_we1 { O 1 bit } C_39_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1433 \
    name C_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_43 \
    op interface \
    ports { C_43_address0 { O 7 vector } C_43_ce0 { O 1 bit } C_43_we0 { O 1 bit } C_43_d0 { O 24 vector } C_43_address1 { O 7 vector } C_43_ce1 { O 1 bit } C_43_we1 { O 1 bit } C_43_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1434 \
    name C_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_47 \
    op interface \
    ports { C_47_address0 { O 7 vector } C_47_ce0 { O 1 bit } C_47_we0 { O 1 bit } C_47_d0 { O 24 vector } C_47_address1 { O 7 vector } C_47_ce1 { O 1 bit } C_47_we1 { O 1 bit } C_47_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1435 \
    name C_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_51 \
    op interface \
    ports { C_51_address0 { O 7 vector } C_51_ce0 { O 1 bit } C_51_we0 { O 1 bit } C_51_d0 { O 24 vector } C_51_address1 { O 7 vector } C_51_ce1 { O 1 bit } C_51_we1 { O 1 bit } C_51_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1436 \
    name C_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_55 \
    op interface \
    ports { C_55_address0 { O 7 vector } C_55_ce0 { O 1 bit } C_55_we0 { O 1 bit } C_55_d0 { O 24 vector } C_55_address1 { O 7 vector } C_55_ce1 { O 1 bit } C_55_we1 { O 1 bit } C_55_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1437 \
    name C_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_59 \
    op interface \
    ports { C_59_address0 { O 7 vector } C_59_ce0 { O 1 bit } C_59_we0 { O 1 bit } C_59_d0 { O 24 vector } C_59_address1 { O 7 vector } C_59_ce1 { O 1 bit } C_59_we1 { O 1 bit } C_59_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1438 \
    name C_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_63 \
    op interface \
    ports { C_63_address0 { O 7 vector } C_63_ce0 { O 1 bit } C_63_we0 { O 1 bit } C_63_d0 { O 24 vector } C_63_address1 { O 7 vector } C_63_ce1 { O 1 bit } C_63_we1 { O 1 bit } C_63_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1439 \
    name C_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_67 \
    op interface \
    ports { C_67_address0 { O 7 vector } C_67_ce0 { O 1 bit } C_67_we0 { O 1 bit } C_67_d0 { O 24 vector } C_67_address1 { O 7 vector } C_67_ce1 { O 1 bit } C_67_we1 { O 1 bit } C_67_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1440 \
    name C_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_71 \
    op interface \
    ports { C_71_address0 { O 7 vector } C_71_ce0 { O 1 bit } C_71_we0 { O 1 bit } C_71_d0 { O 24 vector } C_71_address1 { O 7 vector } C_71_ce1 { O 1 bit } C_71_we1 { O 1 bit } C_71_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1441 \
    name C_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_75 \
    op interface \
    ports { C_75_address0 { O 7 vector } C_75_ce0 { O 1 bit } C_75_we0 { O 1 bit } C_75_d0 { O 24 vector } C_75_address1 { O 7 vector } C_75_ce1 { O 1 bit } C_75_we1 { O 1 bit } C_75_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1442 \
    name C_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_79 \
    op interface \
    ports { C_79_address0 { O 7 vector } C_79_ce0 { O 1 bit } C_79_we0 { O 1 bit } C_79_d0 { O 24 vector } C_79_address1 { O 7 vector } C_79_ce1 { O 1 bit } C_79_we1 { O 1 bit } C_79_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1443 \
    name C_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_83 \
    op interface \
    ports { C_83_address0 { O 7 vector } C_83_ce0 { O 1 bit } C_83_we0 { O 1 bit } C_83_d0 { O 24 vector } C_83_address1 { O 7 vector } C_83_ce1 { O 1 bit } C_83_we1 { O 1 bit } C_83_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1444 \
    name C_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_87 \
    op interface \
    ports { C_87_address0 { O 7 vector } C_87_ce0 { O 1 bit } C_87_we0 { O 1 bit } C_87_d0 { O 24 vector } C_87_address1 { O 7 vector } C_87_ce1 { O 1 bit } C_87_we1 { O 1 bit } C_87_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1445 \
    name C_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_91 \
    op interface \
    ports { C_91_address0 { O 7 vector } C_91_ce0 { O 1 bit } C_91_we0 { O 1 bit } C_91_d0 { O 24 vector } C_91_address1 { O 7 vector } C_91_ce1 { O 1 bit } C_91_we1 { O 1 bit } C_91_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1446 \
    name C_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_95 \
    op interface \
    ports { C_95_address0 { O 7 vector } C_95_ce0 { O 1 bit } C_95_we0 { O 1 bit } C_95_d0 { O 24 vector } C_95_address1 { O 7 vector } C_95_ce1 { O 1 bit } C_95_we1 { O 1 bit } C_95_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1447 \
    name C_99 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_99 \
    op interface \
    ports { C_99_address0 { O 7 vector } C_99_ce0 { O 1 bit } C_99_we0 { O 1 bit } C_99_d0 { O 24 vector } C_99_address1 { O 7 vector } C_99_ce1 { O 1 bit } C_99_we1 { O 1 bit } C_99_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1448 \
    name C_103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_103 \
    op interface \
    ports { C_103_address0 { O 7 vector } C_103_ce0 { O 1 bit } C_103_we0 { O 1 bit } C_103_d0 { O 24 vector } C_103_address1 { O 7 vector } C_103_ce1 { O 1 bit } C_103_we1 { O 1 bit } C_103_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1449 \
    name C_107 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_107 \
    op interface \
    ports { C_107_address0 { O 7 vector } C_107_ce0 { O 1 bit } C_107_we0 { O 1 bit } C_107_d0 { O 24 vector } C_107_address1 { O 7 vector } C_107_ce1 { O 1 bit } C_107_we1 { O 1 bit } C_107_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1450 \
    name C_111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_111 \
    op interface \
    ports { C_111_address0 { O 7 vector } C_111_ce0 { O 1 bit } C_111_we0 { O 1 bit } C_111_d0 { O 24 vector } C_111_address1 { O 7 vector } C_111_ce1 { O 1 bit } C_111_we1 { O 1 bit } C_111_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1451 \
    name C_115 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_115 \
    op interface \
    ports { C_115_address0 { O 7 vector } C_115_ce0 { O 1 bit } C_115_we0 { O 1 bit } C_115_d0 { O 24 vector } C_115_address1 { O 7 vector } C_115_ce1 { O 1 bit } C_115_we1 { O 1 bit } C_115_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1452 \
    name C_119 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_119 \
    op interface \
    ports { C_119_address0 { O 7 vector } C_119_ce0 { O 1 bit } C_119_we0 { O 1 bit } C_119_d0 { O 24 vector } C_119_address1 { O 7 vector } C_119_ce1 { O 1 bit } C_119_we1 { O 1 bit } C_119_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1453 \
    name C_123 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_123 \
    op interface \
    ports { C_123_address0 { O 7 vector } C_123_ce0 { O 1 bit } C_123_we0 { O 1 bit } C_123_d0 { O 24 vector } C_123_address1 { O 7 vector } C_123_ce1 { O 1 bit } C_123_we1 { O 1 bit } C_123_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1454 \
    name C_127 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_127 \
    op interface \
    ports { C_127_address0 { O 7 vector } C_127_ce0 { O 1 bit } C_127_we0 { O 1 bit } C_127_d0 { O 24 vector } C_127_address1 { O 7 vector } C_127_ce1 { O 1 bit } C_127_we1 { O 1 bit } C_127_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_127'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1455 \
    name tmp_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_2 \
    op interface \
    ports { tmp_2_address0 { O 7 vector } tmp_2_ce0 { O 1 bit } tmp_2_q0 { I 24 vector } tmp_2_address1 { O 7 vector } tmp_2_ce1 { O 1 bit } tmp_2_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1456 \
    name tmp_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_6 \
    op interface \
    ports { tmp_6_address0 { O 7 vector } tmp_6_ce0 { O 1 bit } tmp_6_q0 { I 24 vector } tmp_6_address1 { O 7 vector } tmp_6_ce1 { O 1 bit } tmp_6_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1457 \
    name tmp_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_10 \
    op interface \
    ports { tmp_10_address0 { O 7 vector } tmp_10_ce0 { O 1 bit } tmp_10_q0 { I 24 vector } tmp_10_address1 { O 7 vector } tmp_10_ce1 { O 1 bit } tmp_10_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1458 \
    name tmp_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_14 \
    op interface \
    ports { tmp_14_address0 { O 7 vector } tmp_14_ce0 { O 1 bit } tmp_14_q0 { I 24 vector } tmp_14_address1 { O 7 vector } tmp_14_ce1 { O 1 bit } tmp_14_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1459 \
    name tmp_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_18 \
    op interface \
    ports { tmp_18_address0 { O 7 vector } tmp_18_ce0 { O 1 bit } tmp_18_q0 { I 24 vector } tmp_18_address1 { O 7 vector } tmp_18_ce1 { O 1 bit } tmp_18_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1460 \
    name tmp_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_22 \
    op interface \
    ports { tmp_22_address0 { O 7 vector } tmp_22_ce0 { O 1 bit } tmp_22_q0 { I 24 vector } tmp_22_address1 { O 7 vector } tmp_22_ce1 { O 1 bit } tmp_22_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1461 \
    name tmp_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_26 \
    op interface \
    ports { tmp_26_address0 { O 7 vector } tmp_26_ce0 { O 1 bit } tmp_26_q0 { I 24 vector } tmp_26_address1 { O 7 vector } tmp_26_ce1 { O 1 bit } tmp_26_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1462 \
    name tmp_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_30 \
    op interface \
    ports { tmp_30_address0 { O 7 vector } tmp_30_ce0 { O 1 bit } tmp_30_q0 { I 24 vector } tmp_30_address1 { O 7 vector } tmp_30_ce1 { O 1 bit } tmp_30_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1463 \
    name tmp_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_34 \
    op interface \
    ports { tmp_34_address0 { O 7 vector } tmp_34_ce0 { O 1 bit } tmp_34_q0 { I 24 vector } tmp_34_address1 { O 7 vector } tmp_34_ce1 { O 1 bit } tmp_34_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1464 \
    name tmp_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_38 \
    op interface \
    ports { tmp_38_address0 { O 7 vector } tmp_38_ce0 { O 1 bit } tmp_38_q0 { I 24 vector } tmp_38_address1 { O 7 vector } tmp_38_ce1 { O 1 bit } tmp_38_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name tmp_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_42 \
    op interface \
    ports { tmp_42_address0 { O 7 vector } tmp_42_ce0 { O 1 bit } tmp_42_q0 { I 24 vector } tmp_42_address1 { O 7 vector } tmp_42_ce1 { O 1 bit } tmp_42_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name tmp_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_46 \
    op interface \
    ports { tmp_46_address0 { O 7 vector } tmp_46_ce0 { O 1 bit } tmp_46_q0 { I 24 vector } tmp_46_address1 { O 7 vector } tmp_46_ce1 { O 1 bit } tmp_46_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name tmp_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_50 \
    op interface \
    ports { tmp_50_address0 { O 7 vector } tmp_50_ce0 { O 1 bit } tmp_50_q0 { I 24 vector } tmp_50_address1 { O 7 vector } tmp_50_ce1 { O 1 bit } tmp_50_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name tmp_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_54 \
    op interface \
    ports { tmp_54_address0 { O 7 vector } tmp_54_ce0 { O 1 bit } tmp_54_q0 { I 24 vector } tmp_54_address1 { O 7 vector } tmp_54_ce1 { O 1 bit } tmp_54_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name tmp_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_58 \
    op interface \
    ports { tmp_58_address0 { O 7 vector } tmp_58_ce0 { O 1 bit } tmp_58_q0 { I 24 vector } tmp_58_address1 { O 7 vector } tmp_58_ce1 { O 1 bit } tmp_58_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name tmp_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_62 \
    op interface \
    ports { tmp_62_address0 { O 7 vector } tmp_62_ce0 { O 1 bit } tmp_62_q0 { I 24 vector } tmp_62_address1 { O 7 vector } tmp_62_ce1 { O 1 bit } tmp_62_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name tmp_66 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_66 \
    op interface \
    ports { tmp_66_address0 { O 7 vector } tmp_66_ce0 { O 1 bit } tmp_66_q0 { I 24 vector } tmp_66_address1 { O 7 vector } tmp_66_ce1 { O 1 bit } tmp_66_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name tmp_70 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_70 \
    op interface \
    ports { tmp_70_address0 { O 7 vector } tmp_70_ce0 { O 1 bit } tmp_70_q0 { I 24 vector } tmp_70_address1 { O 7 vector } tmp_70_ce1 { O 1 bit } tmp_70_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name tmp_74 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_74 \
    op interface \
    ports { tmp_74_address0 { O 7 vector } tmp_74_ce0 { O 1 bit } tmp_74_q0 { I 24 vector } tmp_74_address1 { O 7 vector } tmp_74_ce1 { O 1 bit } tmp_74_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name tmp_78 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_78 \
    op interface \
    ports { tmp_78_address0 { O 7 vector } tmp_78_ce0 { O 1 bit } tmp_78_q0 { I 24 vector } tmp_78_address1 { O 7 vector } tmp_78_ce1 { O 1 bit } tmp_78_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name tmp_82 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_82 \
    op interface \
    ports { tmp_82_address0 { O 7 vector } tmp_82_ce0 { O 1 bit } tmp_82_q0 { I 24 vector } tmp_82_address1 { O 7 vector } tmp_82_ce1 { O 1 bit } tmp_82_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name tmp_86 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_86 \
    op interface \
    ports { tmp_86_address0 { O 7 vector } tmp_86_ce0 { O 1 bit } tmp_86_q0 { I 24 vector } tmp_86_address1 { O 7 vector } tmp_86_ce1 { O 1 bit } tmp_86_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name tmp_90 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_90 \
    op interface \
    ports { tmp_90_address0 { O 7 vector } tmp_90_ce0 { O 1 bit } tmp_90_q0 { I 24 vector } tmp_90_address1 { O 7 vector } tmp_90_ce1 { O 1 bit } tmp_90_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name tmp_94 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_94 \
    op interface \
    ports { tmp_94_address0 { O 7 vector } tmp_94_ce0 { O 1 bit } tmp_94_q0 { I 24 vector } tmp_94_address1 { O 7 vector } tmp_94_ce1 { O 1 bit } tmp_94_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name tmp_98 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_98 \
    op interface \
    ports { tmp_98_address0 { O 7 vector } tmp_98_ce0 { O 1 bit } tmp_98_q0 { I 24 vector } tmp_98_address1 { O 7 vector } tmp_98_ce1 { O 1 bit } tmp_98_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name tmp_102 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_102 \
    op interface \
    ports { tmp_102_address0 { O 7 vector } tmp_102_ce0 { O 1 bit } tmp_102_q0 { I 24 vector } tmp_102_address1 { O 7 vector } tmp_102_ce1 { O 1 bit } tmp_102_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name tmp_106 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_106 \
    op interface \
    ports { tmp_106_address0 { O 7 vector } tmp_106_ce0 { O 1 bit } tmp_106_q0 { I 24 vector } tmp_106_address1 { O 7 vector } tmp_106_ce1 { O 1 bit } tmp_106_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name tmp_110 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_110 \
    op interface \
    ports { tmp_110_address0 { O 7 vector } tmp_110_ce0 { O 1 bit } tmp_110_q0 { I 24 vector } tmp_110_address1 { O 7 vector } tmp_110_ce1 { O 1 bit } tmp_110_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name tmp_114 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_114 \
    op interface \
    ports { tmp_114_address0 { O 7 vector } tmp_114_ce0 { O 1 bit } tmp_114_q0 { I 24 vector } tmp_114_address1 { O 7 vector } tmp_114_ce1 { O 1 bit } tmp_114_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name tmp_118 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_118 \
    op interface \
    ports { tmp_118_address0 { O 7 vector } tmp_118_ce0 { O 1 bit } tmp_118_q0 { I 24 vector } tmp_118_address1 { O 7 vector } tmp_118_ce1 { O 1 bit } tmp_118_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name tmp_122 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_122 \
    op interface \
    ports { tmp_122_address0 { O 7 vector } tmp_122_ce0 { O 1 bit } tmp_122_q0 { I 24 vector } tmp_122_address1 { O 7 vector } tmp_122_ce1 { O 1 bit } tmp_122_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name tmp_126 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_126 \
    op interface \
    ports { tmp_126_address0 { O 7 vector } tmp_126_ce0 { O 1 bit } tmp_126_q0 { I 24 vector } tmp_126_address1 { O 7 vector } tmp_126_ce1 { O 1 bit } tmp_126_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_126'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1422 \
    name empty_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty_18 \
    op interface \
    ports { empty_18 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1487 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1488 \
    name conv7_i_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv7_i_2 \
    op interface \
    ports { conv7_i_2 { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


