
45. Printing statistics.

=== rr_4x4_42 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_4x4_37 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder4_0                  1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_8x8_36 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_4                          2
     customAdder12_3                 1
     customAdder8_0                  1
     rr_4x4_37                       1
     rr_4x4_42                       1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \customAdder12_3 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \rr_4x4_37 is unknown!
   Area for cell type \rr_4x4_42 is unknown!

=== rr_7x7_29 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_4                          1
     NR_4_3                          1
     NR_4_4                          1
     customAdder10_2                 1
     customAdder7_0                  1

   Area for cell type \NR_4_3 is unknown!
   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_3_4 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder10_2 is unknown!
   Area for cell type \customAdder7_0 is unknown!

=== rr_4x4_22 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder6_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!

=== rr_11x11_21 ===

   Number of wires:                 16
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:     167
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_7                          1
     NR_7_4                          1
     customAdder11_0                 1
     customAdder15_3                 1
     rr_4x4_22                       1
     rr_7x7_29                       1

   Area for cell type \NR_4_7 is unknown!
   Area for cell type \NR_7_4 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder15_3 is unknown!
   Area for cell type \rr_4x4_22 is unknown!
   Area for cell type \rr_7x7_29 is unknown!

=== rr_3x3_14 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_14x14_13 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_3                         1
     NR_3_11                         1
     customAdder14_0                 1
     customAdder17_2                 1
     rr_11x11_21                     1
     rr_3x3_14                       1

   Area for cell type \NR_3_11 is unknown!
   Area for cell type \NR_11_3 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \customAdder17_2 is unknown!
   Area for cell type \rr_3x3_14 is unknown!
   Area for cell type \rr_11x11_21 is unknown!

=== rr_9x9_6 ===

   Number of wires:                 16
   Number of wire bits:            131
   Number of public wires:          16
   Number of public wire bits:     131
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_8                          1
     NR_8_1                          1
     NR_8_8                          1
     customAdder8_0                  1
     customAdder9_0                  1

   Area for cell type \NR_8_1 is unknown!
   Area for cell type \NR_8_8 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_8 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder8_0 is unknown!

=== rr_23x23_5 ===

   Number of wires:                 16
   Number of wire bits:            347
   Number of public wires:          16
   Number of public wire bits:     347
   Number of ports:                  3
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_9                         1
     NR_9_14                         1
     customAdder23_0                 1
     customAdder32_8                 1
     rr_14x14_13                     1
     rr_9x9_6                        1

   Area for cell type \NR_14_9 is unknown!
   Area for cell type \NR_9_14 is unknown!
   Area for cell type \customAdder23_0 is unknown!
   Area for cell type \customAdder32_8 is unknown!
   Area for cell type \rr_9x9_6 is unknown!
   Area for cell type \rr_14x14_13 is unknown!

=== rr_31x31_4 ===

   Number of wires:                 16
   Number of wire bits:            467
   Number of public wires:          16
   Number of public wire bits:     467
   Number of ports:                  3
   Number of port bits:            124
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_23_8                         1
     NR_8_23                         1
     customAdder31_0                 1
     customAdder54_22                1
     rr_23x23_5                      1
     rr_8x8_36                       1

   Area for cell type \NR_23_8 is unknown!
   Area for cell type \NR_8_23 is unknown!
   Area for cell type \customAdder31_0 is unknown!
   Area for cell type \customAdder54_22 is unknown!
   Area for cell type \rr_23x23_5 is unknown!
   Area for cell type \rr_8x8_36 is unknown!

=== multiplier32bit_47 ===

   Number of wires:                 16
   Number of wire bits:            476
   Number of public wires:          16
   Number of public wire bits:     476
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_31                         1
     NR_31_1                         1
     customAdder31_0                 1
     customAdder32_0                 1
     rr_31x31_4                      1

   Area for cell type \NR_31_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_31 is unknown!
   Area for cell type \customAdder31_0 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_31x31_4 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder17_2 ===

   Number of wires:                  3
   Number of wire bits:             50
   Number of public wires:           3
   Number of public wire bits:      50
   Number of ports:                  3
   Number of port bits:             50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder15_3 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder32_8 ===

   Number of wires:                  3
   Number of wire bits:             89
   Number of public wires:           3
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder54_22 ===

   Number of wires:                  3
   Number of wire bits:            141
   Number of public wires:           3
   Number of public wire bits:     141
   Number of ports:                  3
   Number of port bits:            141
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder54bit      1

   Area for cell type \unsignedBrentKungAdder54bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder10_2 ===

   Number of wires:                  3
   Number of wire bits:             29
   Number of public wires:           3
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder54bit ===

   Number of wires:                287
   Number of wire bits:            447
   Number of public wires:         287
   Number of public wire bits:     447
   Number of ports:                  3
   Number of port bits:            163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                205
     BitwisePG                      54
     BlackCell                      45
     GrayCell                       53
     XorGate                        53

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder31_0 ===

   Number of wires:                  3
   Number of wire bits:             94
   Number of public wires:           3
   Number of public wire bits:      94
   Number of ports:                  3
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder31bit      1

   Area for cell type \unsignedBrentKungAdder31bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder23_0 ===

   Number of wires:                  3
   Number of wire bits:             70
   Number of public wires:           3
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder23bit      1

   Area for cell type \unsignedBrentKungAdder23bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder31bit ===

   Number of wires:                169
   Number of wire bits:            260
   Number of public wires:         169
   Number of public wire bits:     260
   Number of ports:                  3
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     BitwisePG                      31
     BlackCell                      22
     GrayCell                       30
     XorGate                        30

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder23bit ===

   Number of wires:                123
   Number of wire bits:            190
   Number of public wires:         123
   Number of public wire bits:     190
   Number of ports:                  3
   Number of port bits:             70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     BitwisePG                      23
     BlackCell                      15
     GrayCell                       22
     XorGate                        22

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_31 ===

   Number of wires:                  3
   Number of wire bits:             63
   Number of public wires:           3
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     AND2x2_ASAP7_75t_R             31

   Chip area for module '\NR_1_31': 2.711880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_23 ===

   Number of wires:                451
   Number of wire bits:            510
   Number of public wires:         451
   Number of public wire bits:     510
   Number of ports:                  3
   Number of port bits:             62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                317
     AndGate                       184
     FullAdder                     125
     HalfAdder                       7
     unsignedBrentKungAdder29bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== NR_11_3 ===

   Number of wires:                 56
   Number of wire bits:             81
   Number of public wires:          56
   Number of public wire bits:      81
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     AndGate                        33
     FullAdder                       8
     HalfAdder                       2
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_8 ===

   Number of wires:                  3
   Number of wire bits:             17
   Number of public wires:           3
   Number of public wire bits:      17
   Number of ports:                  3
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\NR_1_8': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_14 ===

   Number of wires:                311
   Number of wire bits:            354
   Number of public wires:         311
   Number of public wire bits:     354
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                218
     AndGate                       126
     FullAdder                      83
     HalfAdder                       8
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder12_3 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_7_4 ===

   Number of wires:                 55
   Number of wire bits:             74
   Number of public wires:          55
   Number of public wire bits:      74
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     AndGate                        28
     FullAdder                       9
     HalfAdder                       3
     unsignedBrentKungAdder9bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_14_9 ===

   Number of wires:                311
   Number of wire bits:            354
   Number of public wires:         311
   Number of public wire bits:     354
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                218
     AndGate                       126
     FullAdder                      83
     HalfAdder                       8
     unsignedBrentKungAdder21bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder21bit is unknown!

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     AndGate                        16
     FullAdder                       3
     HalfAdder                       3
     unsignedBrentKungAdder6bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_3_11 ===

   Number of wires:                 56
   Number of wire bits:             81
   Number of public wires:          56
   Number of public wire bits:      81
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     AndGate                        33
     FullAdder                       8
     HalfAdder                       2
     unsignedBrentKungAdder12bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== NR_4_7 ===

   Number of wires:                 55
   Number of wire bits:             74
   Number of public wires:          55
   Number of public wire bits:      74
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     AndGate                        28
     FullAdder                       9
     HalfAdder                       3
     unsignedBrentKungAdder9bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_3 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_8_8 ===

   Number of wires:                151
   Number of wire bits:            180
   Number of public wires:         151
   Number of public wire bits:     180
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                107
     AndGate                        64
     FullAdder                      35
     HalfAdder                       7
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== NR_3_4 ===

   Number of wires:                 21
   Number of wire bits:             32
   Number of public wires:          21
   Number of public wire bits:      32
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AndGate                        12
     FullAdder                       1
     HalfAdder                       2
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== NR_23_8 ===

   Number of wires:                451
   Number of wire bits:            510
   Number of public wires:         451
   Number of public wire bits:     510
   Number of ports:                  3
   Number of port bits:             62
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                317
     AndGate                       184
     FullAdder                     125
     HalfAdder                       7
     unsignedBrentKungAdder29bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== NR_31_1 ===

   Number of wires:                  3
   Number of wire bits:             63
   Number of public wires:           3
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     AND2x2_ASAP7_75t_R             31

   Chip area for module '\NR_31_1': 2.711880
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== NR_8_1 ===

   Number of wires:                  3
   Number of wire bits:             17
   Number of public wires:           3
   Number of public wire bits:      17
   Number of ports:                  3
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\NR_8_1': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier32bit_47                1
     NR_1_1                          1
     NR_1_31                         1
     NR_31_1                         1
     customAdder31_0                 1
       unsignedBrentKungAdder31bit      1
         BitwisePG                  31
         BlackCell                  22
         GrayCell                   30
         XorGate                    30
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     rr_31x31_4                      1
       NR_23_8                       1
         AndGate                   184
         FullAdder                 125
         HalfAdder                   7
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       NR_8_23                       1
         AndGate                   184
         FullAdder                 125
         HalfAdder                   7
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       customAdder31_0               1
         unsignedBrentKungAdder31bit      1
           BitwisePG                31
           BlackCell                22
           GrayCell                 30
           XorGate                  30
       customAdder54_22              1
         unsignedBrentKungAdder54bit      1
           BitwisePG                54
           BlackCell                45
           GrayCell                 53
           XorGate                  53
       rr_23x23_5                    1
         NR_14_9                     1
           AndGate                 126
           FullAdder                83
           HalfAdder                 8
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         NR_9_14                     1
           AndGate                 126
           FullAdder                83
           HalfAdder                 8
           unsignedBrentKungAdder21bit      1
             BitwisePG              21
             BlackCell              14
             GrayCell               20
             XorGate                20
         customAdder23_0             1
           unsignedBrentKungAdder23bit      1
             BitwisePG              23
             BlackCell              15
             GrayCell               22
             XorGate                22
         customAdder32_8             1
           unsignedBrentKungAdder32bit      1
             BitwisePG              32
             BlackCell              26
             GrayCell               31
             XorGate                31
         rr_14x14_13                 1
           NR_11_3                   1
             AndGate                33
             FullAdder               8
             HalfAdder               2
             unsignedBrentKungAdder12bit      1
               BitwisePG            12
               BlackCell             7
               GrayCell             11
               XorGate              11
           NR_3_11                   1
             AndGate                33
             FullAdder               8
             HalfAdder               2
             unsignedBrentKungAdder12bit      1
               BitwisePG            12
               BlackCell             7
               GrayCell             11
               XorGate              11
           customAdder14_0           1
             unsignedBrentKungAdder14bit      1
               BitwisePG            14
               BlackCell             8
               GrayCell             13
               XorGate              13
           customAdder17_2           1
             unsignedBrentKungAdder17bit      1
               BitwisePG            17
               BlackCell            11
               GrayCell             16
               XorGate              16
           rr_11x11_21               1
             NR_4_7                  1
               AndGate              28
               FullAdder             9
               HalfAdder             3
               unsignedBrentKungAdder9bit      1
                 BitwisePG           9
                 BlackCell           4
                 GrayCell            8
                 XorGate             8
             NR_7_4                  1
               AndGate              28
               FullAdder             9
               HalfAdder             3
               unsignedBrentKungAdder9bit      1
                 BitwisePG           9
                 BlackCell           4
                 GrayCell            8
                 XorGate             8
             customAdder11_0         1
               unsignedBrentKungAdder11bit      1
                 BitwisePG          11
                 BlackCell           5
                 GrayCell           10
                 XorGate            10
             customAdder15_3         1
               unsignedBrentKungAdder15bit      1
                 BitwisePG          15
                 BlackCell           8
                 GrayCell           14
                 XorGate            14
             rr_4x4_22               1
               NR_2_2                4
                 AndGate             4
                 unsignedBrentKungAdder1bit      1
               customAdder4_0        1
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               customAdder6_1        1
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
             rr_7x7_29               1
               NR_3_3                1
                 AndGate             9
                 HalfAdder           2
                 unsignedBrentKungAdder4bit      1
                   BitwisePG         4
                   BlackCell         1
                   GrayCell          3
                   XorGate           3
               NR_3_4                1
                 AndGate            12
                 FullAdder           1
                 HalfAdder           2
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
               NR_4_3                1
                 AndGate            12
                 FullAdder           1
                 HalfAdder           2
                 unsignedBrentKungAdder5bit      1
                   BitwisePG         5
                   BlackCell         1
                   GrayCell          4
                   XorGate           4
               NR_4_4                1
                 AndGate            16
                 FullAdder           3
                 HalfAdder           3
                 unsignedBrentKungAdder6bit      1
                   BitwisePG         6
                   BlackCell         2
                   GrayCell          5
                   XorGate           5
               customAdder10_2       1
                 unsignedBrentKungAdder10bit      1
                   BitwisePG        10
                   BlackCell         5
                   GrayCell          9
                   XorGate           9
               customAdder7_0        1
                 unsignedBrentKungAdder7bit      1
                   BitwisePG         7
                   BlackCell         2
                   GrayCell          6
                   XorGate           6
           rr_3x3_14                 1
             NR_1_1                  1
             NR_1_2                  1
             NR_2_1                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             customAdder2_0          1
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             customAdder3_0          1
               unsignedBrentKungAdder3bit      1
                 BitwisePG           3
                 GrayCell            2
                 XorGate             2
         rr_9x9_6                    1
           NR_1_1                    1
           NR_1_8                    1
           NR_8_1                    1
           NR_8_8                    1
             AndGate                64
             FullAdder              35
             HalfAdder               7
             unsignedBrentKungAdder14bit      1
               BitwisePG            14
               BlackCell             8
               GrayCell             13
               XorGate              13
           customAdder8_0            1
             unsignedBrentKungAdder8bit      1
               BitwisePG             8
               BlackCell             4
               GrayCell              7
               XorGate               7
           customAdder9_0            1
             unsignedBrentKungAdder9bit      1
               BitwisePG             9
               BlackCell             4
               GrayCell              8
               XorGate               8
       rr_8x8_36                     1
         NR_4_4                      2
           AndGate                  16
           FullAdder                 3
           HalfAdder                 3
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5
         customAdder12_3             1
           unsignedBrentKungAdder12bit      1
             BitwisePG              12
             BlackCell               7
             GrayCell               11
             XorGate                11
         customAdder8_0              1
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         rr_4x4_37                   1
           NR_1_1                    1
           NR_1_3                    1
           NR_3_1                    1
           NR_3_3                    1
             AndGate                 9
             HalfAdder               2
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder3_0            1
             unsignedBrentKungAdder3bit      1
               BitwisePG             3
               GrayCell              2
               XorGate               2
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
         rr_4x4_42                   1
           NR_2_2                    4
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder6_1            1
             unsignedBrentKungAdder6bit      1
               BitwisePG             6
               BlackCell             2
               GrayCell              5
               XorGate               5

   Number of wires:              19934
   Number of wire bits:          25088
   Number of public wires:       19934
   Number of public wire bits:   25088
   Number of ports:              14020
   Number of port bits:          17680
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5888
     AND2x2_ASAP7_75t_R           1966
     AO21x1_ASAP7_75t_R            829
     MAJx2_ASAP7_75t_R             496
     NAND3xp33_ASAP7_75t_R         496
     NOR3xp33_ASAP7_75t_R          496
     OAI21xp33_ASAP7_75t_R         496
     XOR2xp5_ASAP7_75t_R          1109

   Chip area for top module '\multiplier32bit_47': 563.589900
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.77e-04   5.56e-04   4.96e-07   1.03e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.77e-04   5.56e-04   4.96e-07   1.03e-03 100.0%
                          46.2%      53.8%       0.0%
Startpoint: B[10] (input port clocked by clk)
Endpoint: P[62] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
 108.54  108.54 v B[10] (in)
  61.57  170.10 v M4/M1/M4/M4/M4/M2/uut5/_0_/Y (AND2x2_ASAP7_75t_R)
  33.55  203.65 v M4/M1/M4/M4/M4/M2/uut13/_2_/Y (MAJx2_ASAP7_75t_R)
  26.86  230.51 ^ M4/M1/M4/M4/M4/M2/uut13/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.32  272.83 ^ M4/M1/M4/M4/M4/M2/uut15/uut2/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.11  300.94 ^ M4/M1/M4/M4/M4/M2/uut15/uut6/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.83  322.77 ^ M4/M1/M4/M4/M4/M2/uut15/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.83  354.60 ^ M4/M1/M4/M4/M4/M2/uut15/uut13/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.69  393.28 ^ M4/M1/M4/M4/M4/adder1/adder_module/uut5/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.36  418.64 ^ M4/M1/M4/M4/M4/adder1/adder_module/uut9/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.82  440.47 ^ M4/M1/M4/M4/M4/adder1/adder_module/uut11/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.47  471.94 ^ M4/M1/M4/M4/M4/adder1/adder_module/uut20/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.02  511.96 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut6/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.02  540.98 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut13/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.96  559.94 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut16/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.79  583.73 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut17/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.63  605.36 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut23/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  635.97 ^ M4/M1/M4/M4/M4/adder2/adder_module/uut32/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31  675.28 ^ M4/M1/M4/M4/adder2/adder_module/uut6/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.32  704.60 ^ M4/M1/M4/M4/adder2/adder_module/uut18/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.97  723.58 ^ M4/M1/M4/M4/adder2/adder_module/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.11  749.68 ^ M4/M1/M4/M4/adder2/adder_module/uut25/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.91  774.59 ^ M4/M1/M4/M4/adder2/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  795.39 ^ M4/M1/M4/M4/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  826.00 ^ M4/M1/M4/M4/adder2/adder_module/uut47/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  864.98 ^ M4/M1/M4/adder2/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  891.53 ^ M4/M1/M4/adder2/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.96  910.49 ^ M4/M1/M4/adder2/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  938.86 ^ M4/M1/M4/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.02  966.88 ^ M4/M1/M4/adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  991.05 ^ M4/M1/M4/adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1011.82 ^ M4/M1/M4/adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1042.43 ^ M4/M1/M4/adder2/adder_module/uut58/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.31 1081.74 ^ M4/M1/adder2/adder_module/uut12/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.43 1111.17 ^ M4/M1/adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.53 1131.70 ^ M4/M1/adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72 1150.42 ^ M4/M1/adder2/adder_module/uut57/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.59 1181.01 ^ M4/M1/adder2/adder_module/uut60/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.92 1204.92 ^ M4/M1/adder2/adder_module/uut81/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62 1235.54 ^ M4/M1/adder2/adder_module/uut105/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.22 1274.76 ^ M4/adder2/adder_module/uut39/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55 1301.31 ^ M4/adder2/adder_module/uut73/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17 1321.48 ^ M4/adder2/adder_module/uut90/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.03 1341.51 ^ M4/adder2/adder_module/uut98/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.77 1368.29 ^ M4/adder2/adder_module/uut106/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.28 1395.56 ^ M4/adder2/adder_module/uut111/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15 1419.71 ^ M4/adder2/adder_module/uut123/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.82 1451.54 ^ M4/adder2/adder_module/uut197/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.03 1490.57 ^ adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.83 1517.40 ^ adder2/adder_module/uut43/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.18 1537.58 ^ adder2/adder_module/uut53/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.03 1557.62 ^ adder2/adder_module/uut58/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.77 1584.39 ^ adder2/adder_module/uut63/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.28 1611.67 ^ adder2/adder_module/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15 1635.82 ^ adder2/adder_module/uut73/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1656.59 ^ adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.32 1694.92 ^ adder2/adder_module/uut119/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1694.92 ^ P[62] (out)
        1694.92   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1694.92   data arrival time
---------------------------------------------------------
        8305.08   slack (MET)


