

================================================================
== Vitis HLS Report for 'PointwiseConv2d_1_12_10_s'
================================================================
* Date:           Tue Jul 23 22:32:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PointwiseConv2d_1_12_10_Pipeline_ic_fu_84                |PointwiseConv2d_1_12_10_Pipeline_ic               |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
        |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2_fu_122  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    21|    2595|    4141|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      58|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    21|    2603|    4201|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2_fu_122  |PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2  |        0|   0|    39|   187|    0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_ic_fu_84                |PointwiseConv2d_1_12_10_Pipeline_ic               |        0|  21|  2556|  3954|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  21|  2595|  4141|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |depth3_o79_read   |   9|          2|    1|          2|
    |point3_o80_write  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  58|         12|    4|         12|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  5|   0|    5|          0|
    |ap_done_reg                                                               |  1|   0|    1|          0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_2_fu_122_ap_start_reg  |  1|   0|    1|          0|
    |grp_PointwiseConv2d_1_12_10_Pipeline_ic_fu_84_ap_start_reg                |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     |  8|   0|    8|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>|  return value|
|depth3_o79_dout            |   in|   32|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_empty_n         |   in|    1|     ap_fifo|                  depth3_o79|       pointer|
|depth3_o79_read            |  out|    1|     ap_fifo|                  depth3_o79|       pointer|
|weights_0_address0         |  out|    4|   ap_memory|                   weights_0|         array|
|weights_0_ce0              |  out|    1|   ap_memory|                   weights_0|         array|
|weights_0_q0               |   in|   32|   ap_memory|                   weights_0|         array|
|weights_0_address1         |  out|    4|   ap_memory|                   weights_0|         array|
|weights_0_ce1              |  out|    1|   ap_memory|                   weights_0|         array|
|weights_0_q1               |   in|   32|   ap_memory|                   weights_0|         array|
|weights_1_address0         |  out|    4|   ap_memory|                   weights_1|         array|
|weights_1_ce0              |  out|    1|   ap_memory|                   weights_1|         array|
|weights_1_q0               |   in|   32|   ap_memory|                   weights_1|         array|
|weights_1_address1         |  out|    4|   ap_memory|                   weights_1|         array|
|weights_1_ce1              |  out|    1|   ap_memory|                   weights_1|         array|
|weights_1_q1               |   in|   32|   ap_memory|                   weights_1|         array|
|weights_2_address0         |  out|    4|   ap_memory|                   weights_2|         array|
|weights_2_ce0              |  out|    1|   ap_memory|                   weights_2|         array|
|weights_2_q0               |   in|   32|   ap_memory|                   weights_2|         array|
|weights_2_address1         |  out|    4|   ap_memory|                   weights_2|         array|
|weights_2_ce1              |  out|    1|   ap_memory|                   weights_2|         array|
|weights_2_q1               |   in|   32|   ap_memory|                   weights_2|         array|
|weights_3_address0         |  out|    4|   ap_memory|                   weights_3|         array|
|weights_3_ce0              |  out|    1|   ap_memory|                   weights_3|         array|
|weights_3_q0               |   in|   32|   ap_memory|                   weights_3|         array|
|weights_3_address1         |  out|    4|   ap_memory|                   weights_3|         array|
|weights_3_ce1              |  out|    1|   ap_memory|                   weights_3|         array|
|weights_3_q1               |   in|   32|   ap_memory|                   weights_3|         array|
|weights_4_address0         |  out|    4|   ap_memory|                   weights_4|         array|
|weights_4_ce0              |  out|    1|   ap_memory|                   weights_4|         array|
|weights_4_q0               |   in|   32|   ap_memory|                   weights_4|         array|
|weights_4_address1         |  out|    4|   ap_memory|                   weights_4|         array|
|weights_4_ce1              |  out|    1|   ap_memory|                   weights_4|         array|
|weights_4_q1               |   in|   32|   ap_memory|                   weights_4|         array|
|weights_5_address0         |  out|    4|   ap_memory|                   weights_5|         array|
|weights_5_ce0              |  out|    1|   ap_memory|                   weights_5|         array|
|weights_5_q0               |   in|   32|   ap_memory|                   weights_5|         array|
|weights_5_address1         |  out|    4|   ap_memory|                   weights_5|         array|
|weights_5_ce1              |  out|    1|   ap_memory|                   weights_5|         array|
|weights_5_q1               |   in|   32|   ap_memory|                   weights_5|         array|
|weights_6_address0         |  out|    4|   ap_memory|                   weights_6|         array|
|weights_6_ce0              |  out|    1|   ap_memory|                   weights_6|         array|
|weights_6_q0               |   in|   32|   ap_memory|                   weights_6|         array|
|weights_6_address1         |  out|    4|   ap_memory|                   weights_6|         array|
|weights_6_ce1              |  out|    1|   ap_memory|                   weights_6|         array|
|weights_6_q1               |   in|   32|   ap_memory|                   weights_6|         array|
|weights_7_address0         |  out|    4|   ap_memory|                   weights_7|         array|
|weights_7_ce0              |  out|    1|   ap_memory|                   weights_7|         array|
|weights_7_q0               |   in|   32|   ap_memory|                   weights_7|         array|
|weights_7_address1         |  out|    4|   ap_memory|                   weights_7|         array|
|weights_7_ce1              |  out|    1|   ap_memory|                   weights_7|         array|
|weights_7_q1               |   in|   32|   ap_memory|                   weights_7|         array|
|weights_8_address0         |  out|    4|   ap_memory|                   weights_8|         array|
|weights_8_ce0              |  out|    1|   ap_memory|                   weights_8|         array|
|weights_8_q0               |   in|   32|   ap_memory|                   weights_8|         array|
|weights_8_address1         |  out|    4|   ap_memory|                   weights_8|         array|
|weights_8_ce1              |  out|    1|   ap_memory|                   weights_8|         array|
|weights_8_q1               |   in|   32|   ap_memory|                   weights_8|         array|
|weights_9_address0         |  out|    4|   ap_memory|                   weights_9|         array|
|weights_9_ce0              |  out|    1|   ap_memory|                   weights_9|         array|
|weights_9_q0               |   in|   32|   ap_memory|                   weights_9|         array|
|weights_9_address1         |  out|    4|   ap_memory|                   weights_9|         array|
|weights_9_ce1              |  out|    1|   ap_memory|                   weights_9|         array|
|weights_9_q1               |   in|   32|   ap_memory|                   weights_9|         array|
|weights_10_address0        |  out|    4|   ap_memory|                  weights_10|         array|
|weights_10_ce0             |  out|    1|   ap_memory|                  weights_10|         array|
|weights_10_q0              |   in|   32|   ap_memory|                  weights_10|         array|
|weights_10_address1        |  out|    4|   ap_memory|                  weights_10|         array|
|weights_10_ce1             |  out|    1|   ap_memory|                  weights_10|         array|
|weights_10_q1              |   in|   32|   ap_memory|                  weights_10|         array|
|point3_o80_din             |  out|   32|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_num_data_valid  |   in|    2|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_fifo_cap        |   in|    2|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_full_n          |   in|    1|     ap_fifo|                  point3_o80|       pointer|
|point3_o80_write           |  out|    1|     ap_fifo|                  point3_o80|       pointer|
+---------------------------+-----+-----+------------+----------------------------+--------------+

