#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu May 04 15:47:17 2023
# Process ID: 12148
# Current directory: C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1.xdc] for cell 'system_i/axi_vdma_1/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.446140 which will be rounded to 2.446 to ensure it is an integer multiple of 1 picosecond [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/constrs_1/new/base.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/constrs_1/new/base.xdc:90]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/constrs_1/new/base.xdc:90]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 980.434 ; gain = 473.191
Finished Parsing XDC File [C:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/constrs_1/new/base.xdc]
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/painteza/Documents/ECE530/Lab11_part2/Lab11_part2.srcs/sources_1/bd/system/ip/system_axi_vdma_1_1/system_axi_vdma_1_1_clocks.xdc] for cell 'system_i/axi_vdma_1/U0'
