{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704942839619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942839619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:13:59 2024 " "Processing started: Wed Jan 10 21:13:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942839619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942839619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942839619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704942839734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704942839734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-ArchFullAdder " "Found design unit 1: FullAdder-ArchFullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-ArchCalculator " "Found design unit 1: Calculator-ArchCalculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavioral " "Found design unit 1: Keyboard-Behavioral" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ArchCPU " "Found design unit 1: CPU-ArchCPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846832 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Found design unit 1: LCD-controller" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846832 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ArchRAM " "Found design unit 1: RAM-ArchRAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchDisplay " "Found design unit 1: Display-ArchDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-ArchConverter " "Found design unit 1: Converter-ArchConverter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvertToLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ConvertToLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertToLCD-ArchConvertToLCD " "Found design unit 1: ConvertToLCD-ArchConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertToLCD " "Found entity 1: ConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-ArchDivider " "Found design unit 1: Divider-ArchDivider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942846834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704942846871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM1_Flag Calculator.vhd(91) " "Verilog HDL or VHDL warning at Calculator.vhd(91): object \"enableRAM1_Flag\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846876 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Calculator " "Elaborating entity \"CPU\" for hierarchy \"CPU:Calculator\"" {  } { { "Calculator.vhd" "Calculator" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DividerResidue CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"DividerResidue\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846877 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOverflow CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"adderOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsOverflow CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"subsOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiplierOverflow CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"multiplierOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderNegative CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"adderNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsNegative CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"subsNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiNegative CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"multiNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcOverflow CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"pcOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcNegative CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"pcNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempPC32 CPU.vhd(47) " "Verilog HDL or VHDL warning at CPU.vhd(47): object \"tempPC32\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addPC CPU.vhd(47) " "VHDL Signal Declaration warning at CPU.vhd(47): used explicit default value for signal \"addPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempPC CPU.vhd(47) " "VHDL Signal Declaration warning at CPU.vhd(47): used explicit default value for signal \"tempPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextStep CPU.vhd(78) " "Verilog HDL or VHDL warning at CPU.vhd(78): object \"nextStep\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(87) " "VHDL Process Statement warning at CPU.vhd(87): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(88) " "VHDL Process Statement warning at CPU.vhd(88): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AdderResult CPU.vhd(90) " "VHDL Process Statement warning at CPU.vhd(90): signal \"AdderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(92) " "VHDL Process Statement warning at CPU.vhd(92): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(93) " "VHDL Process Statement warning at CPU.vhd(93): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(95) " "VHDL Process Statement warning at CPU.vhd(95): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(95) " "VHDL Process Statement warning at CPU.vhd(95): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(97) " "VHDL Process Statement warning at CPU.vhd(97): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempA CPU.vhd(64) " "Verilog HDL or VHDL warning at CPU.vhd(64): object \"tempA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(99) " "VHDL Process Statement warning at CPU.vhd(99): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846878 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(104) " "VHDL Process Statement warning at CPU.vhd(104): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MultiplierResult CPU.vhd(106) " "VHDL Process Statement warning at CPU.vhd(106): signal \"MultiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(108) " "VHDL Process Statement warning at CPU.vhd(108): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(109) " "VHDL Process Statement warning at CPU.vhd(109): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DividerResult CPU.vhd(111) " "VHDL Process Statement warning at CPU.vhd(111): signal \"DividerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA CPU.vhd(77) " "VHDL Process Statement warning at CPU.vhd(77): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB CPU.vhd(77) " "VHDL Process Statement warning at CPU.vhd(77): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "negative CPU.vhd(77) " "VHDL Process Statement warning at CPU.vhd(77): inferring latch(es) for signal or variable \"negative\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942846879 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative CPU.vhd(77) " "Inferred latch for \"negative\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846882 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[0\] CPU.vhd(77) " "Inferred latch for \"setB\[0\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846882 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[1\] CPU.vhd(77) " "Inferred latch for \"setB\[1\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[2\] CPU.vhd(77) " "Inferred latch for \"setB\[2\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[3\] CPU.vhd(77) " "Inferred latch for \"setB\[3\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[4\] CPU.vhd(77) " "Inferred latch for \"setB\[4\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[5\] CPU.vhd(77) " "Inferred latch for \"setB\[5\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[6\] CPU.vhd(77) " "Inferred latch for \"setB\[6\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[7\] CPU.vhd(77) " "Inferred latch for \"setB\[7\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[8\] CPU.vhd(77) " "Inferred latch for \"setB\[8\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[9\] CPU.vhd(77) " "Inferred latch for \"setB\[9\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[10\] CPU.vhd(77) " "Inferred latch for \"setB\[10\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[11\] CPU.vhd(77) " "Inferred latch for \"setB\[11\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[12\] CPU.vhd(77) " "Inferred latch for \"setB\[12\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[13\] CPU.vhd(77) " "Inferred latch for \"setB\[13\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[14\] CPU.vhd(77) " "Inferred latch for \"setB\[14\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[15\] CPU.vhd(77) " "Inferred latch for \"setB\[15\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[16\] CPU.vhd(77) " "Inferred latch for \"setB\[16\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[17\] CPU.vhd(77) " "Inferred latch for \"setB\[17\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[18\] CPU.vhd(77) " "Inferred latch for \"setB\[18\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[19\] CPU.vhd(77) " "Inferred latch for \"setB\[19\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[20\] CPU.vhd(77) " "Inferred latch for \"setB\[20\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[21\] CPU.vhd(77) " "Inferred latch for \"setB\[21\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[22\] CPU.vhd(77) " "Inferred latch for \"setB\[22\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[23\] CPU.vhd(77) " "Inferred latch for \"setB\[23\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[24\] CPU.vhd(77) " "Inferred latch for \"setB\[24\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[25\] CPU.vhd(77) " "Inferred latch for \"setB\[25\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846883 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[26\] CPU.vhd(77) " "Inferred latch for \"setB\[26\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[27\] CPU.vhd(77) " "Inferred latch for \"setB\[27\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[28\] CPU.vhd(77) " "Inferred latch for \"setB\[28\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[29\] CPU.vhd(77) " "Inferred latch for \"setB\[29\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[30\] CPU.vhd(77) " "Inferred latch for \"setB\[30\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[31\] CPU.vhd(77) " "Inferred latch for \"setB\[31\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[0\] CPU.vhd(77) " "Inferred latch for \"setA\[0\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[1\] CPU.vhd(77) " "Inferred latch for \"setA\[1\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[2\] CPU.vhd(77) " "Inferred latch for \"setA\[2\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[3\] CPU.vhd(77) " "Inferred latch for \"setA\[3\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[4\] CPU.vhd(77) " "Inferred latch for \"setA\[4\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[5\] CPU.vhd(77) " "Inferred latch for \"setA\[5\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[6\] CPU.vhd(77) " "Inferred latch for \"setA\[6\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[7\] CPU.vhd(77) " "Inferred latch for \"setA\[7\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[8\] CPU.vhd(77) " "Inferred latch for \"setA\[8\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[9\] CPU.vhd(77) " "Inferred latch for \"setA\[9\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[10\] CPU.vhd(77) " "Inferred latch for \"setA\[10\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[11\] CPU.vhd(77) " "Inferred latch for \"setA\[11\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[12\] CPU.vhd(77) " "Inferred latch for \"setA\[12\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[13\] CPU.vhd(77) " "Inferred latch for \"setA\[13\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[14\] CPU.vhd(77) " "Inferred latch for \"setA\[14\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[15\] CPU.vhd(77) " "Inferred latch for \"setA\[15\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[16\] CPU.vhd(77) " "Inferred latch for \"setA\[16\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[17\] CPU.vhd(77) " "Inferred latch for \"setA\[17\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[18\] CPU.vhd(77) " "Inferred latch for \"setA\[18\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[19\] CPU.vhd(77) " "Inferred latch for \"setA\[19\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[20\] CPU.vhd(77) " "Inferred latch for \"setA\[20\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[21\] CPU.vhd(77) " "Inferred latch for \"setA\[21\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[22\] CPU.vhd(77) " "Inferred latch for \"setA\[22\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[23\] CPU.vhd(77) " "Inferred latch for \"setA\[23\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846884 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[24\] CPU.vhd(77) " "Inferred latch for \"setA\[24\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[25\] CPU.vhd(77) " "Inferred latch for \"setA\[25\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[26\] CPU.vhd(77) " "Inferred latch for \"setA\[26\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[27\] CPU.vhd(77) " "Inferred latch for \"setA\[27\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[28\] CPU.vhd(77) " "Inferred latch for \"setA\[28\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[29\] CPU.vhd(77) " "Inferred latch for \"setA\[29\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[30\] CPU.vhd(77) " "Inferred latch for \"setA\[30\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[31\] CPU.vhd(77) " "Inferred latch for \"setA\[31\]\" at CPU.vhd(77)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846885 "|Calculator|CPU:Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:Calculator\|ROM:ROMAccess " "Elaborating entity \"ROM\" for hierarchy \"CPU:Calculator\|ROM:ROMAccess\"" {  } { { "CPU.vhd" "ROMAccess" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:Calculator\|FullAdder:AdderPC " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:Calculator\|FullAdder:AdderPC\"" {  } { { "CPU.vhd" "AdderPC" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:Calculator\|Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:Calculator\|Multiplier:Multi\"" {  } { { "CPU.vhd" "Multi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704942846896 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negative Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704942846896 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Multiplier.vhd(14) " "Verilog HDL or VHDL warning at Multiplier.vhd(14): object \"tempResult\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846896 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Multiplier.vhd(15) " "VHDL Signal Declaration warning at Multiplier.vhd(15): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942846896 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Multiplier.vhd(38) " "VHDL Process Statement warning at Multiplier.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846896 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider CPU:Calculator\|Divider:Divi " "Elaborating entity \"Divider\" for hierarchy \"CPU:Calculator\|Divider:Divi\"" {  } { { "CPU.vhd" "Divi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Divider.vhd(11) " "Verilog HDL or VHDL warning at Divider.vhd(11): object \"counter\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Divider.vhd(12) " "Verilog HDL or VHDL warning at Divider.vhd(12): object \"tempResult\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Divider.vhd(63) " "VHDL Process Statement warning at Divider.vhd(63): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempSubstraction Divider.vhd(53) " "VHDL Process Statement warning at Divider.vhd(53): inferring latch(es) for signal or variable \"tempSubstraction\", which holds its previous value in one or more paths through the process" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[0\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[0\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[1\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[1\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[2\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[2\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[3\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[3\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[4\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[4\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[5\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[5\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[6\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[6\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[7\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[7\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846897 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[8\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[8\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[9\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[9\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[10\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[10\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[11\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[11\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[12\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[12\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[13\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[13\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[14\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[14\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[15\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[15\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[16\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[16\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[17\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[17\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[18\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[18\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[19\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[19\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[20\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[20\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[21\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[21\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[22\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[22\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[23\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[23\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[24\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[24\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[25\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[25\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[26\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[26\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[27\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[27\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[28\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[28\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[29\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[29\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[30\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[30\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[31\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[31\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:InputKeyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:InputKeyboard\"" {  } { { "Calculator.vhd" "InputKeyboard" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "Calculator.vhd" "RAM_1" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846900 "|Calculator|RAM:RAM_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetLogic RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"resetLogic\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846900 "|Calculator|RAM:RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DisplayLCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:DisplayLCD\"" {  } { { "Calculator.vhd" "DisplayLCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display4Dig " "Elaborating entity \"Display\" for hierarchy \"Display:Display4Dig\"" {  } { { "Calculator.vhd" "Display4Dig" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_data Display.vhd(54) " "VHDL Process Statement warning at Display.vhd(54): signal \"display_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846903 "|Calculator|Display:Display4Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:ConverterRAM " "Elaborating entity \"Converter\" for hierarchy \"Converter:ConverterRAM\"" {  } { { "Calculator.vhd" "ConverterRAM" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BinaryBCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BinaryBCD\"" {  } { { "Calculator.vhd" "BinaryBCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942846904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCD.vhd(18) " "VHDL Process Statement warning at BinaryToBCD.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942846904 "|Calculator|BinaryToBCD:BinaryBCD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Converter:ConverterRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Converter:ConverterRAM\|Mult0\"" {  } { { "Converter.vhd" "Mult0" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942847923 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704942847923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942847941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942847942 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942847942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942847965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942847965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942847967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942847967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942847973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942847973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942847997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942847997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942848024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848024 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942848024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942848066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848066 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942848066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942848115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848115 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942848115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Converter:ConverterRAM\|lpm_mult:Mult0\"" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942848158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"Converter:ConverterRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942848158 ""}  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942848158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/mult_k4t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942848180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942848180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704942848412 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704942848457 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704942848457 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[15\] CPU:Calculator\|Multiplier:Multi\|tB\[15\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[15\]~1 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]~1\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[14\] CPU:Calculator\|Multiplier:Multi\|tB\[14\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[14\]~5 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]~5\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[13\] CPU:Calculator\|Multiplier:Multi\|tB\[13\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[13\]~9 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]~9\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[12\] CPU:Calculator\|Multiplier:Multi\|tB\[12\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[12\]~13 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]~13\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[11\] CPU:Calculator\|Multiplier:Multi\|tB\[11\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[11\]~17 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]~17\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[10\] CPU:Calculator\|Multiplier:Multi\|tB\[10\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[10\]~21 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]~21\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[9\] CPU:Calculator\|Multiplier:Multi\|tB\[9\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[9\]~25 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]~25\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[8\] CPU:Calculator\|Multiplier:Multi\|tB\[8\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[8\]~29 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]~29\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[7\] CPU:Calculator\|Multiplier:Multi\|tB\[7\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[7\]~33 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]~33\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[6\] CPU:Calculator\|Multiplier:Multi\|tB\[6\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[6\]~37 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]~37\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[5\] CPU:Calculator\|Multiplier:Multi\|tB\[5\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[5\]~41 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]~41\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[4\] CPU:Calculator\|Multiplier:Multi\|tB\[4\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[4\]~45 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]~45\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[3\] CPU:Calculator\|Multiplier:Multi\|tB\[3\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[3\]~49 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]~49\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[2\] CPU:Calculator\|Multiplier:Multi\|tB\[2\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[2\]~53 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]~53\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[1\] CPU:Calculator\|Multiplier:Multi\|tB\[1\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[1\]~57 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]~57\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[0\] CPU:Calculator\|Multiplier:Multi\|tB\[0\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[0\]~61 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]~61\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942848471 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704942848471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[0\] GND " "Pin \"anodes\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|anodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[1\] VCC " "Pin \"anodes\[1\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|anodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[2\] VCC " "Pin \"anodes\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|anodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[3\] VCC " "Pin \"anodes\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|anodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] VCC " "Pin \"segments\[0\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942850277 "|Calculator|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704942850277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704942850370 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942852313 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1704942852313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704942852487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942852487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3575 " "Implemented 3575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704942852640 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704942852640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3534 " "Implemented 3534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704942852640 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704942852640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704942852640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942852651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:14:12 2024 " "Processing ended: Wed Jan 10 21:14:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942852651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942852651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942852651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942852651 ""}
