#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 20 22:28:57 2024
# Process ID: 6484
# Current directory: D:/Git_repo/KNU_CCDC/KNU_CCDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21436 D:\Git_repo\KNU_CCDC\KNU_CCDC\KNU_CNN.xpr
# Log file: D:/Git_repo/KNU_CCDC/KNU_CCDC/vivado.log
# Journal file: D:/Git_repo/KNU_CCDC/KNU_CCDC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.xpr
INFO: [Project 1-313] Project file moved from 'D:/Git_repo/KNU_CCDC' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 922.129 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1118.301 ; gain = 196.172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1118.301 ; gain = 196.172
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.324 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:76]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.098 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg
open_wave_config: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.098 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1260.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.098 ; gain = 0.000
run 10 us
save_wave_config {D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/imports/PE_5x5_test_row2/tb_PE_Array_behav1.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {tb_PE_Array_behav1.wcfg}
tb_PE_Array_behav1.wcfg
add_wave {{/tb_top/clk}} {{/tb_top/rstn}} {{/tb_top/start_i}} {{/tb_top/done}} 
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.762 ; gain = 0.000
current_wave_config {tb_PE_Array_behav1.wcfg}
tb_PE_Array_behav1.wcfg
add_wave {{/tb_top/TOP_inst/clk_i}} {{/tb_top/TOP_inst/rstn_i}} {{/tb_top/TOP_inst/start_i}} {{/tb_top/TOP_inst/image_6rows}} {{/tb_top/TOP_inst/conv1_weight_1}} {{/tb_top/TOP_inst/conv1_weight_2}} {{/tb_top/TOP_inst/conv1_weight_3}} {{/tb_top/TOP_inst/bias_1}} {{/tb_top/TOP_inst/cycle}} {{/tb_top/TOP_inst/image_idx}} {{/tb_top/TOP_inst/image_rom_en}} {{/tb_top/TOP_inst/weight_sel}} {{/tb_top/TOP_inst/bias_sel}} {{/tb_top/TOP_inst/ready}} {{/tb_top/TOP_inst/done_o}} {{/tb_top/TOP_inst/done}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:351]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:349]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
current_wave_config {tb_PE_Array_behav1.wcfg}
tb_PE_Array_behav1.wcfg
add_wave {{/tb_top/TOP_inst/fc_layer/result_o}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:349]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'result' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
current_wave_config {tb_PE_Array_behav1.wcfg}
tb_PE_Array_behav1.wcfg
add_wave {{/tb_top/TOP_inst/result}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'result' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'result' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'result' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.sim/sim_1/behav/xsim'
"xelab -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 016c3969ec4b42579f24e73fc71ce675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:136]
WARNING: [VRFC 10-2861] module 'Accumulator' does not have a parameter named BIAS [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'result' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Git_repo/KNU_CCDC/KNU_CCDC/KNU_CNN.srcs/sources_1/new/shiftBuffer.v" Line 1. Module shiftBuffer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.global_controller
Compiling module xil_defaultlib.conv2d_pe
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.Max_Pooling_ReLU
Compiling module xil_defaultlib.buffer1
Compiling module xil_defaultlib.shiftBuffer
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.max_finder
Compiling module xil_defaultlib.FC_layer
Compiling module xil_defaultlib.FC_controller
Compiling module xil_defaultlib.fc_weight_ROM
Compiling module xil_defaultlib.fc_bias_ROM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.ROM_Weight
Compiling module xil_defaultlib.ROM_Bias
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.762 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {tb_PE_Array_behav1.wcfg}
tb_PE_Array_behav1.wcfg
add_wave {{/tb_top/TOP_inst/fc_layer/flatten_input_i}} 
relaunch_sim
