{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571014465839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571014465839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 11:54:25 2019 " "Processing started: Mon Oct 14 11:54:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571014465839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014465839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014465839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571014466120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571014466120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-behav " "Found design unit 1: clockDiv-behav" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryCtr-behav " "Found design unit 1: binaryCtr-behav" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryCtr " "Found entity 1: binaryCtr" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474461 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "jkff " "Entity \"jkff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571014474461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkff-behav " "Found design unit 1: jkff-behav" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474461 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571014474477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tffvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff-behav " "Found design unit 1: tff-behav" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintogray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintogray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToGray-behav " "Found design unit 1: binToGray-behav" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytodigits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graytodigits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayToDigits-behav " "Found design unit 1: grayToDigits-behav" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayToDigits " "Found entity 1: grayToDigits" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittodisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digittodisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitToDisp-behav " "Found design unit 1: digitToDisp-behav" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitToDisp " "Found entity 1: digitToDisp" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-behav " "Found design unit 1: selector-behav" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474492 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571014474492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571014474508 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led top.vhd(7) " "VHDL Signal Declaration warning at top.vhd(7): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571014474524 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:f " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:f\"" {  } { { "top.vhd" "f" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474524 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en clockDiv.vhd(19) " "VHDL Process Statement warning at clockDiv.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474524 "|top|clockDiv:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCtr binaryCtr:c " "Elaborating entity \"binaryCtr\" for hierarchy \"binaryCtr:c\"" {  } { { "top.vhd" "c" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode binaryCtr.vhd(24) " "VHDL Process Statement warning at binaryCtr.vhd(24): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|binaryCtr:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToGray binToGray:g " "Elaborating entity \"binToGray\" for hierarchy \"binToGray:g\"" {  } { { "top.vhd" "g" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToDigits grayToDigits:gd " "Elaborating entity \"grayToDigits\" for hierarchy \"grayToDigits:gd\"" {  } { { "top.vhd" "gd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D grayToDigits.vhd(16) " "Verilog HDL or VHDL warning at grayToDigits.vhd(16): object \"D\" assigned a value but never read" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(31) " "VHDL Process Statement warning at grayToDigits.vhd(31): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(39) " "VHDL Process Statement warning at grayToDigits.vhd(39): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(47) " "VHDL Process Statement warning at grayToDigits.vhd(47): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(48) " "VHDL Process Statement warning at grayToDigits.vhd(48): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(49) " "VHDL Process Statement warning at grayToDigits.vhd(49): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(50) " "VHDL Process Statement warning at grayToDigits.vhd(50): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(55) " "VHDL Process Statement warning at grayToDigits.vhd(55): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[3\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[0\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 "|top|grayToDigits:gd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:s " "Elaborating entity \"selector\" for hierarchy \"selector:s\"" {  } { { "top.vhd" "s" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitToDisp digitToDisp:dd " "Elaborating entity \"digitToDisp\" for hierarchy \"digitToDisp:dd\"" {  } { { "top.vhd" "dd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014474539 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[1\] " "LATCH primitive \"grayToDigits:gd\|disp2\[1\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571014474696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[2\] " "LATCH primitive \"grayToDigits:gd\|disp2\[2\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571014474696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[3\] " "LATCH primitive \"grayToDigits:gd\|disp2\[3\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571014474696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp1\[0\] " "LATCH primitive \"grayToDigits:gd\|disp1\[0\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571014474696 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[3\] binaryCtr:c\|ctr\[3\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[3\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[3\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[2\] binaryCtr:c\|ctr\[2\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[2\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[2\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[4\] binaryCtr:c\|ctr\[4\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[4\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[4\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[1\] binaryCtr:c\|ctr\[1\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[1\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[1\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[5\] binaryCtr:c\|ctr\[5\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[5\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[5\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[0\] binaryCtr:c\|ctr\[0\]~_emulated binaryCtr:c\|ctr\[3\]~1 " "Register \"binaryCtr:c\|ctr\[0\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[0\]~_emulated\" and latch \"binaryCtr:c\|ctr\[3\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571014474899 "|top|binaryCtr:c|ctr[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571014474899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571014474930 "|top|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571014474930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571014474977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571014475492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571014475492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[0\] " "No output dependent on input pin \"control\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571014475539 "|top|control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[1\] " "No output dependent on input pin \"control\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571014475539 "|top|control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[2\] " "No output dependent on input pin \"control\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571014475539 "|top|control[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571014475539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571014475539 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571014475539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571014475539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571014475539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571014475571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 11:54:35 2019 " "Processing ended: Mon Oct 14 11:54:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571014475571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571014475571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571014475571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571014475571 ""}
