Simulator report for operation
Thu Jul 04 14:29:21 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 267 nodes    ;
; Simulation Coverage         ;      67.88 % ;
; Total Number of Transitions ; 151231       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                                                   ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                                                      ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                                                       ;               ;
; Vector input source                                                                        ; Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/SIMULATIONS/sV1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                                                        ; On            ;
; Check outputs                                                                              ; Off                                                                                                                                       ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                                                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                                                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                                                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                                                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                                                       ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                                                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                                                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                                                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                                                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                                                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                                                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                                                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                                                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                                                      ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      67.88 % ;
; Total nodes checked                                 ; 267          ;
; Total output ports checked                          ; 274          ;
; Total output ports with complete 1/0-value coverage ; 186          ;
; Total output ports with no 1/0-value coverage       ; 53           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 76           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                     ; Output Port Name                                                                                                 ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |operation|duty_cycle                                                                                         ; |operation|duty_cycle                                                                                            ; pin_out          ;
; |operation|not_clk_fpga_50MHz                                                                                 ; |operation|not_clk_fpga_50MHz                                                                                    ; out              ;
; |operation|local                                                                                              ; |operation|local                                                                                                 ; out              ;
; |operation|buzzer                                                                                             ; |operation|buzzer                                                                                                ; pin_out          ;
; |operation|clk_fpga_50MHz                                                                                     ; |operation|clk_fpga_50MHz                                                                                        ; out              ;
; |operation|eot                                                                                                ; |operation|eot                                                                                                   ; out              ;
; |operation|pulse_box:inst13|process_0~0                                                                       ; |operation|pulse_box:inst13|process_0~0                                                                          ; out0             ;
; |operation|pulse_box:inst13|charged~0                                                                         ; |operation|pulse_box:inst13|charged~0                                                                            ; out              ;
; |operation|pulse_box:inst13|charged                                                                           ; |operation|pulse_box:inst13|charged                                                                              ; regout           ;
; |operation|pulse_box:inst13|trig_pulse                                                                        ; |operation|pulse_box:inst13|trig_pulse                                                                           ; regout           ;
; |operation|pulse_box:inst13|trig_pulse~1                                                                      ; |operation|pulse_box:inst13|trig_pulse~1                                                                         ; out              ;
; |operation|pulse_box:inst13|charged~1                                                                         ; |operation|pulse_box:inst13|charged~1                                                                            ; out              ;
; |operation|dsf_timer:inst14|buz~0                                                                             ; |operation|dsf_timer:inst14|buz~0                                                                                ; out              ;
; |operation|dsf_timer:inst14|process_0~0                                                                       ; |operation|dsf_timer:inst14|process_0~0                                                                          ; out0             ;
; |operation|dsf_timer:inst14|process_0~1                                                                       ; |operation|dsf_timer:inst14|process_0~1                                                                          ; out0             ;
; |operation|dsf_timer:inst14|counter~0                                                                         ; |operation|dsf_timer:inst14|counter~0                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~1                                                                         ; |operation|dsf_timer:inst14|counter~1                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~2                                                                         ; |operation|dsf_timer:inst14|counter~2                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~3                                                                         ; |operation|dsf_timer:inst14|counter~3                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~4                                                                         ; |operation|dsf_timer:inst14|counter~4                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~5                                                                         ; |operation|dsf_timer:inst14|counter~5                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~6                                                                         ; |operation|dsf_timer:inst14|counter~6                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~7                                                                         ; |operation|dsf_timer:inst14|counter~7                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~8                                                                         ; |operation|dsf_timer:inst14|counter~8                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~9                                                                         ; |operation|dsf_timer:inst14|counter~9                                                                            ; out              ;
; |operation|dsf_timer:inst14|counter~10                                                                        ; |operation|dsf_timer:inst14|counter~10                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~11                                                                        ; |operation|dsf_timer:inst14|counter~11                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~12                                                                        ; |operation|dsf_timer:inst14|counter~12                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~13                                                                        ; |operation|dsf_timer:inst14|counter~13                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~14                                                                        ; |operation|dsf_timer:inst14|counter~14                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~15                                                                        ; |operation|dsf_timer:inst14|counter~15                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~16                                                                        ; |operation|dsf_timer:inst14|counter~16                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~17                                                                        ; |operation|dsf_timer:inst14|counter~17                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~18                                                                        ; |operation|dsf_timer:inst14|counter~18                                                                           ; out              ;
; |operation|dsf_timer:inst14|counter~19                                                                        ; |operation|dsf_timer:inst14|counter~19                                                                           ; out              ;
; |operation|dsf_timer:inst14|buz~1                                                                             ; |operation|dsf_timer:inst14|buz~1                                                                                ; out              ;
; |operation|dsf_timer:inst14|buz~2                                                                             ; |operation|dsf_timer:inst14|buz~2                                                                                ; out              ;
; |operation|dsf_timer:inst14|buz                                                                               ; |operation|dsf_timer:inst14|buz                                                                                  ; regout           ;
; |operation|dsf_timer:inst14|counter[0]                                                                        ; |operation|dsf_timer:inst14|counter[0]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[1]                                                                        ; |operation|dsf_timer:inst14|counter[1]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[2]                                                                        ; |operation|dsf_timer:inst14|counter[2]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[3]                                                                        ; |operation|dsf_timer:inst14|counter[3]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[4]                                                                        ; |operation|dsf_timer:inst14|counter[4]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[5]                                                                        ; |operation|dsf_timer:inst14|counter[5]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[6]                                                                        ; |operation|dsf_timer:inst14|counter[6]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[7]                                                                        ; |operation|dsf_timer:inst14|counter[7]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[8]                                                                        ; |operation|dsf_timer:inst14|counter[8]                                                                           ; regout           ;
; |operation|dsf_timer:inst14|counter[9]                                                                        ; |operation|dsf_timer:inst14|counter[9]                                                                           ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita0   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita0      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita0   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita1   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita1      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita1   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita2   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita2      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita2   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita3   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita3      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita3   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita4   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita4      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita4   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita5   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita5      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita5   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita6   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita6      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita6   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita7   ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_comb_bita7      ; combout          ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[7] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[7]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[6] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[6]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[5] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[5]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[4] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[4]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[3] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[3]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[2] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[2]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[1] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[1]               ; regout           ;
; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|counter_reg_bit1a[0] ; |operation|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_j9i:auto_generated|safe_q[0]               ; regout           ;
; |operation|op_controller:inst|process_0~0                                                                     ; |operation|op_controller:inst|process_0~0                                                                        ; out0             ;
; |operation|op_controller:inst|process_0~4                                                                     ; |operation|op_controller:inst|process_0~4                                                                        ; out0             ;
; |operation|op_controller:inst|load~0                                                                          ; |operation|op_controller:inst|load~0                                                                             ; out              ;
; |operation|op_controller:inst|load~1                                                                          ; |operation|op_controller:inst|load~1                                                                             ; out              ;
; |operation|op_controller:inst|load~2                                                                          ; |operation|op_controller:inst|load~2                                                                             ; out              ;
; |operation|op_controller:inst|state_controller~1                                                              ; |operation|op_controller:inst|state_controller~1                                                                 ; out              ;
; |operation|op_controller:inst|state_controller~2                                                              ; |operation|op_controller:inst|state_controller~2                                                                 ; out              ;
; |operation|op_controller:inst|state_controller~5                                                              ; |operation|op_controller:inst|state_controller~5                                                                 ; out              ;
; |operation|op_controller:inst|state_controller~6                                                              ; |operation|op_controller:inst|state_controller~6                                                                 ; out              ;
; |operation|op_controller:inst|state_controller~9                                                              ; |operation|op_controller:inst|state_controller~9                                                                 ; out              ;
; |operation|op_controller:inst|state_controller~10                                                             ; |operation|op_controller:inst|state_controller~10                                                                ; out              ;
; |operation|op_controller:inst|load~3                                                                          ; |operation|op_controller:inst|load~3                                                                             ; out              ;
; |operation|op_controller:inst|load~4                                                                          ; |operation|op_controller:inst|load~4                                                                             ; out              ;
; |operation|op_controller:inst|load~5                                                                          ; |operation|op_controller:inst|load~5                                                                             ; out              ;
; |operation|op_controller:inst|load~6                                                                          ; |operation|op_controller:inst|load~6                                                                             ; out              ;
; |operation|op_controller:inst|en_count~4                                                                      ; |operation|op_controller:inst|en_count~4                                                                         ; out              ;
; |operation|op_controller:inst|state_controller~13                                                             ; |operation|op_controller:inst|state_controller~13                                                                ; out              ;
; |operation|op_controller:inst|state_controller~14                                                             ; |operation|op_controller:inst|state_controller~14                                                                ; out              ;
; |operation|op_controller:inst|state_controller~17                                                             ; |operation|op_controller:inst|state_controller~17                                                                ; out              ;
; |operation|op_controller:inst|state_controller~18                                                             ; |operation|op_controller:inst|state_controller~18                                                                ; out              ;
; |operation|op_controller:inst|state_controller~21                                                             ; |operation|op_controller:inst|state_controller~21                                                                ; out              ;
; |operation|op_controller:inst|state_controller~22                                                             ; |operation|op_controller:inst|state_controller~22                                                                ; out              ;
; |operation|op_controller:inst|state_controller~25                                                             ; |operation|op_controller:inst|state_controller~25                                                                ; out              ;
; |operation|op_controller:inst|state_controller~26                                                             ; |operation|op_controller:inst|state_controller~26                                                                ; out              ;
; |operation|op_controller:inst|state_controller.hold                                                           ; |operation|op_controller:inst|state_controller.hold                                                              ; regout           ;
; |operation|op_controller:inst|state_controller.set_speed                                                      ; |operation|op_controller:inst|state_controller.set_speed                                                         ; regout           ;
; |operation|op_controller:inst|load                                                                            ; |operation|op_controller:inst|load                                                                               ; regout           ;
; |operation|op_controller:inst|state_controller~28                                                             ; |operation|op_controller:inst|state_controller~28                                                                ; out0             ;
; |operation|op_controller:inst|state_controller~33                                                             ; |operation|op_controller:inst|state_controller~33                                                                ; out0             ;
; |operation|op_controller:inst|state_controller~35                                                             ; |operation|op_controller:inst|state_controller~35                                                                ; out0             ;
; |operation|op_controller:inst|state_controller~41                                                             ; |operation|op_controller:inst|state_controller~41                                                                ; out0             ;
; |operation|signal_compare:inst8|ls~0                                                                          ; |operation|signal_compare:inst8|ls~0                                                                             ; out0             ;
; |operation|signal_compare:inst8|ls                                                                            ; |operation|signal_compare:inst8|ls                                                                               ; out              ;
; |operation|signal_compare:inst8|ls~1                                                                          ; |operation|signal_compare:inst8|ls~1                                                                             ; out0             ;
; |operation|op_controller:inst|Selector2~0                                                                     ; |operation|op_controller:inst|Selector2~0                                                                        ; out0             ;
; |operation|op_controller:inst|Selector2~1                                                                     ; |operation|op_controller:inst|Selector2~1                                                                        ; out0             ;
; |operation|op_controller:inst|Selector2~2                                                                     ; |operation|op_controller:inst|Selector2~2                                                                        ; out0             ;
; |operation|op_controller:inst|Selector3~2                                                                     ; |operation|op_controller:inst|Selector3~2                                                                        ; out0             ;
; |operation|op_controller:inst|Selector5~0                                                                     ; |operation|op_controller:inst|Selector5~0                                                                        ; out0             ;
; |operation|op_controller:inst|Selector5~2                                                                     ; |operation|op_controller:inst|Selector5~2                                                                        ; out0             ;
; |operation|op_controller:inst|Selector6~0                                                                     ; |operation|op_controller:inst|Selector6~0                                                                        ; out0             ;
; |operation|op_controller:inst|Selector6~2                                                                     ; |operation|op_controller:inst|Selector6~2                                                                        ; out0             ;
; |operation|op_controller:inst|Selector6~3                                                                     ; |operation|op_controller:inst|Selector6~3                                                                        ; out0             ;
; |operation|op_controller:inst|Selector7~0                                                                     ; |operation|op_controller:inst|Selector7~0                                                                        ; out0             ;
; |operation|op_controller:inst|Selector7~2                                                                     ; |operation|op_controller:inst|Selector7~2                                                                        ; out0             ;
; |operation|op_controller:inst|Selector8~2                                                                     ; |operation|op_controller:inst|Selector8~2                                                                        ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~0                                                                       ; |operation|dsf_timer:inst14|LessThan0~0                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~1                                                                       ; |operation|dsf_timer:inst14|LessThan0~1                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~2                                                                       ; |operation|dsf_timer:inst14|LessThan0~2                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~3                                                                       ; |operation|dsf_timer:inst14|LessThan0~3                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~4                                                                       ; |operation|dsf_timer:inst14|LessThan0~4                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~5                                                                       ; |operation|dsf_timer:inst14|LessThan0~5                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~6                                                                       ; |operation|dsf_timer:inst14|LessThan0~6                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~7                                                                       ; |operation|dsf_timer:inst14|LessThan0~7                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~8                                                                       ; |operation|dsf_timer:inst14|LessThan0~8                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~9                                                                       ; |operation|dsf_timer:inst14|LessThan0~9                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan0~10                                                                      ; |operation|dsf_timer:inst14|LessThan0~10                                                                         ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~0                                                                       ; |operation|dsf_timer:inst14|LessThan1~0                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~1                                                                       ; |operation|dsf_timer:inst14|LessThan1~1                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~2                                                                       ; |operation|dsf_timer:inst14|LessThan1~2                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~3                                                                       ; |operation|dsf_timer:inst14|LessThan1~3                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~4                                                                       ; |operation|dsf_timer:inst14|LessThan1~4                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~5                                                                       ; |operation|dsf_timer:inst14|LessThan1~5                                                                          ; out0             ;
; |operation|dsf_timer:inst14|LessThan1~6                                                                       ; |operation|dsf_timer:inst14|LessThan1~6                                                                          ; out0             ;
; |operation|signal_compare:inst8|LessThan0~1                                                                   ; |operation|signal_compare:inst8|LessThan0~1                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~3                                                                   ; |operation|signal_compare:inst8|LessThan0~3                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~4                                                                   ; |operation|signal_compare:inst8|LessThan0~4                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~6                                                                   ; |operation|signal_compare:inst8|LessThan0~6                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~7                                                                   ; |operation|signal_compare:inst8|LessThan0~7                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~8                                                                   ; |operation|signal_compare:inst8|LessThan0~8                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan0~10                                                                  ; |operation|signal_compare:inst8|LessThan0~10                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~11                                                                  ; |operation|signal_compare:inst8|LessThan0~11                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~12                                                                  ; |operation|signal_compare:inst8|LessThan0~12                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~13                                                                  ; |operation|signal_compare:inst8|LessThan0~13                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~14                                                                  ; |operation|signal_compare:inst8|LessThan0~14                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~15                                                                  ; |operation|signal_compare:inst8|LessThan0~15                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~16                                                                  ; |operation|signal_compare:inst8|LessThan0~16                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~18                                                                  ; |operation|signal_compare:inst8|LessThan0~18                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~19                                                                  ; |operation|signal_compare:inst8|LessThan0~19                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan0~20                                                                  ; |operation|signal_compare:inst8|LessThan0~20                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~0                                                                   ; |operation|signal_compare:inst8|LessThan1~0                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~2                                                                   ; |operation|signal_compare:inst8|LessThan1~2                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~3                                                                   ; |operation|signal_compare:inst8|LessThan1~3                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~4                                                                   ; |operation|signal_compare:inst8|LessThan1~4                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~5                                                                   ; |operation|signal_compare:inst8|LessThan1~5                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~6                                                                   ; |operation|signal_compare:inst8|LessThan1~6                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~7                                                                   ; |operation|signal_compare:inst8|LessThan1~7                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~8                                                                   ; |operation|signal_compare:inst8|LessThan1~8                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~9                                                                   ; |operation|signal_compare:inst8|LessThan1~9                                                                      ; out0             ;
; |operation|signal_compare:inst8|LessThan1~10                                                                  ; |operation|signal_compare:inst8|LessThan1~10                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~11                                                                  ; |operation|signal_compare:inst8|LessThan1~11                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~12                                                                  ; |operation|signal_compare:inst8|LessThan1~12                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~13                                                                  ; |operation|signal_compare:inst8|LessThan1~13                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~14                                                                  ; |operation|signal_compare:inst8|LessThan1~14                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~15                                                                  ; |operation|signal_compare:inst8|LessThan1~15                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~16                                                                  ; |operation|signal_compare:inst8|LessThan1~16                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~17                                                                  ; |operation|signal_compare:inst8|LessThan1~17                                                                     ; out0             ;
; |operation|signal_compare:inst8|LessThan1~18                                                                  ; |operation|signal_compare:inst8|LessThan1~18                                                                     ; out0             ;
; |operation|dsf_timer:inst14|Add0~0                                                                            ; |operation|dsf_timer:inst14|Add0~0                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~1                                                                            ; |operation|dsf_timer:inst14|Add0~1                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~2                                                                            ; |operation|dsf_timer:inst14|Add0~2                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~3                                                                            ; |operation|dsf_timer:inst14|Add0~3                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~4                                                                            ; |operation|dsf_timer:inst14|Add0~4                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~5                                                                            ; |operation|dsf_timer:inst14|Add0~5                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~6                                                                            ; |operation|dsf_timer:inst14|Add0~6                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~7                                                                            ; |operation|dsf_timer:inst14|Add0~7                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~8                                                                            ; |operation|dsf_timer:inst14|Add0~8                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~9                                                                            ; |operation|dsf_timer:inst14|Add0~9                                                                               ; out0             ;
; |operation|dsf_timer:inst14|Add0~10                                                                           ; |operation|dsf_timer:inst14|Add0~10                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~11                                                                           ; |operation|dsf_timer:inst14|Add0~11                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~12                                                                           ; |operation|dsf_timer:inst14|Add0~12                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~13                                                                           ; |operation|dsf_timer:inst14|Add0~13                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~14                                                                           ; |operation|dsf_timer:inst14|Add0~14                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~15                                                                           ; |operation|dsf_timer:inst14|Add0~15                                                                              ; out0             ;
; |operation|dsf_timer:inst14|Add0~16                                                                           ; |operation|dsf_timer:inst14|Add0~16                                                                              ; out0             ;
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |operation|remote                                      ; |operation|remote                                      ; out              ;
; |operation|in1                                         ; |operation|in1                                         ; pin_out          ;
; |operation|pulse_box:inst13|trig_pulse~0               ; |operation|pulse_box:inst13|trig_pulse~0               ; out              ;
; |operation|demux_rotation:inst19|in1                   ; |operation|demux_rotation:inst19|in1                   ; out              ;
; |operation|dsf_shiftregister:inst12|speed_register[0]  ; |operation|dsf_shiftregister:inst12|speed_register[0]  ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[3]  ; |operation|dsf_shiftregister:inst12|speed_register[3]  ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[4]  ; |operation|dsf_shiftregister:inst12|speed_register[4]  ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[7]  ; |operation|dsf_shiftregister:inst12|speed_register[7]  ; regout           ;
; |operation|op_controller:inst|process_0~1              ; |operation|op_controller:inst|process_0~1              ; out0             ;
; |operation|op_controller:inst|process_0~2              ; |operation|op_controller:inst|process_0~2              ; out0             ;
; |operation|op_controller:inst|sp~0                     ; |operation|op_controller:inst|sp~0                     ; out              ;
; |operation|op_controller:inst|sp~1                     ; |operation|op_controller:inst|sp~1                     ; out              ;
; |operation|op_controller:inst|sp~2                     ; |operation|op_controller:inst|sp~2                     ; out              ;
; |operation|op_controller:inst|rt~0                     ; |operation|op_controller:inst|rt~0                     ; out              ;
; |operation|op_controller:inst|rt~1                     ; |operation|op_controller:inst|rt~1                     ; out              ;
; |operation|op_controller:inst|rt~2                     ; |operation|op_controller:inst|rt~2                     ; out              ;
; |operation|op_controller:inst|en_count~2               ; |operation|op_controller:inst|en_count~2               ; out              ;
; |operation|op_controller:inst|state_controller~0       ; |operation|op_controller:inst|state_controller~0       ; out              ;
; |operation|op_controller:inst|state_controller~4       ; |operation|op_controller:inst|state_controller~4       ; out              ;
; |operation|op_controller:inst|state_controller~8       ; |operation|op_controller:inst|state_controller~8       ; out              ;
; |operation|op_controller:inst|state_controller~11      ; |operation|op_controller:inst|state_controller~11      ; out              ;
; |operation|op_controller:inst|sp~3                     ; |operation|op_controller:inst|sp~3                     ; out              ;
; |operation|op_controller:inst|sp~4                     ; |operation|op_controller:inst|sp~4                     ; out              ;
; |operation|op_controller:inst|sp~5                     ; |operation|op_controller:inst|sp~5                     ; out              ;
; |operation|op_controller:inst|sp~6                     ; |operation|op_controller:inst|sp~6                     ; out              ;
; |operation|op_controller:inst|rt~3                     ; |operation|op_controller:inst|rt~3                     ; out              ;
; |operation|op_controller:inst|rt~4                     ; |operation|op_controller:inst|rt~4                     ; out              ;
; |operation|op_controller:inst|rt~5                     ; |operation|op_controller:inst|rt~5                     ; out              ;
; |operation|op_controller:inst|rt~6                     ; |operation|op_controller:inst|rt~6                     ; out              ;
; |operation|op_controller:inst|en_count~5               ; |operation|op_controller:inst|en_count~5               ; out              ;
; |operation|op_controller:inst|en_count~6               ; |operation|op_controller:inst|en_count~6               ; out              ;
; |operation|op_controller:inst|state_controller~12      ; |operation|op_controller:inst|state_controller~12      ; out              ;
; |operation|op_controller:inst|state_controller~16      ; |operation|op_controller:inst|state_controller~16      ; out              ;
; |operation|op_controller:inst|state_controller~20      ; |operation|op_controller:inst|state_controller~20      ; out              ;
; |operation|op_controller:inst|state_controller~24      ; |operation|op_controller:inst|state_controller~24      ; out              ;
; |operation|op_controller:inst|state_controller.standby ; |operation|op_controller:inst|state_controller.standby ; regout           ;
; |operation|op_controller:inst|sp                       ; |operation|op_controller:inst|sp                       ; regout           ;
; |operation|op_controller:inst|rt                       ; |operation|op_controller:inst|rt                       ; regout           ;
; |operation|op_controller:inst|state_controller~29      ; |operation|op_controller:inst|state_controller~29      ; out0             ;
; |operation|op_controller:inst|state_controller~31      ; |operation|op_controller:inst|state_controller~31      ; out0             ;
; |operation|op_controller:inst|state_controller~45      ; |operation|op_controller:inst|state_controller~45      ; out0             ;
; |operation|op_controller:inst|Selector0~0              ; |operation|op_controller:inst|Selector0~0              ; out0             ;
; |operation|op_controller:inst|Selector0~1              ; |operation|op_controller:inst|Selector0~1              ; out0             ;
; |operation|op_controller:inst|Selector0~2              ; |operation|op_controller:inst|Selector0~2              ; out0             ;
; |operation|op_controller:inst|Selector0~3              ; |operation|op_controller:inst|Selector0~3              ; out0             ;
; |operation|op_controller:inst|Selector0~4              ; |operation|op_controller:inst|Selector0~4              ; out0             ;
; |operation|op_controller:inst|Selector1~0              ; |operation|op_controller:inst|Selector1~0              ; out0             ;
; |operation|op_controller:inst|Selector1~1              ; |operation|op_controller:inst|Selector1~1              ; out0             ;
; |operation|op_controller:inst|Selector1~2              ; |operation|op_controller:inst|Selector1~2              ; out0             ;
; |operation|op_controller:inst|Selector1~3              ; |operation|op_controller:inst|Selector1~3              ; out0             ;
; |operation|op_controller:inst|Selector1~4              ; |operation|op_controller:inst|Selector1~4              ; out0             ;
; |operation|op_controller:inst|Selector2~3              ; |operation|op_controller:inst|Selector2~3              ; out0             ;
; |operation|op_controller:inst|Selector3~1              ; |operation|op_controller:inst|Selector3~1              ; out0             ;
; |operation|op_controller:inst|Selector5~1              ; |operation|op_controller:inst|Selector5~1              ; out0             ;
; |operation|op_controller:inst|Selector5~3              ; |operation|op_controller:inst|Selector5~3              ; out0             ;
; |operation|op_controller:inst|Selector6~1              ; |operation|op_controller:inst|Selector6~1              ; out0             ;
; |operation|op_controller:inst|Selector7~1              ; |operation|op_controller:inst|Selector7~1              ; out0             ;
; |operation|op_controller:inst|Selector7~3              ; |operation|op_controller:inst|Selector7~3              ; out0             ;
; |operation|op_controller:inst|Selector8~1              ; |operation|op_controller:inst|Selector8~1              ; out0             ;
; |operation|signal_compare:inst8|LessThan0~0            ; |operation|signal_compare:inst8|LessThan0~0            ; out0             ;
; |operation|signal_compare:inst8|LessThan0~2            ; |operation|signal_compare:inst8|LessThan0~2            ; out0             ;
; |operation|signal_compare:inst8|LessThan0~5            ; |operation|signal_compare:inst8|LessThan0~5            ; out0             ;
; |operation|signal_compare:inst8|LessThan0~9            ; |operation|signal_compare:inst8|LessThan0~9            ; out0             ;
; |operation|signal_compare:inst8|LessThan0~17           ; |operation|signal_compare:inst8|LessThan0~17           ; out0             ;
; |operation|signal_compare:inst8|LessThan1~1            ; |operation|signal_compare:inst8|LessThan1~1            ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |operation|enable                                           ; |operation|enable                                           ; out              ;
; |operation|remote                                           ; |operation|remote                                           ; out              ;
; |operation|door                                             ; |operation|door                                             ; out              ;
; |operation|in1                                              ; |operation|in1                                              ; pin_out          ;
; |operation|in0                                              ; |operation|in0                                              ; pin_out          ;
; |operation|led_door                                         ; |operation|led_door                                         ; pin_out          ;
; |operation|pulse_box:inst13|trig_pulse~0                    ; |operation|pulse_box:inst13|trig_pulse~0                    ; out              ;
; |operation|demux_rotation:inst19|in0                        ; |operation|demux_rotation:inst19|in0                        ; out              ;
; |operation|demux_rotation:inst19|in1                        ; |operation|demux_rotation:inst19|in1                        ; out              ;
; |operation|dsf_shiftregister:inst12|speed_register[0]       ; |operation|dsf_shiftregister:inst12|speed_register[0]       ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[3]       ; |operation|dsf_shiftregister:inst12|speed_register[3]       ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[4]       ; |operation|dsf_shiftregister:inst12|speed_register[4]       ; regout           ;
; |operation|dsf_shiftregister:inst12|speed_register[7]       ; |operation|dsf_shiftregister:inst12|speed_register[7]       ; regout           ;
; |operation|op_controller:inst|process_0~1                   ; |operation|op_controller:inst|process_0~1                   ; out0             ;
; |operation|op_controller:inst|process_0~2                   ; |operation|op_controller:inst|process_0~2                   ; out0             ;
; |operation|op_controller:inst|process_0~3                   ; |operation|op_controller:inst|process_0~3                   ; out0             ;
; |operation|op_controller:inst|sp~0                          ; |operation|op_controller:inst|sp~0                          ; out              ;
; |operation|op_controller:inst|sp~1                          ; |operation|op_controller:inst|sp~1                          ; out              ;
; |operation|op_controller:inst|sp~2                          ; |operation|op_controller:inst|sp~2                          ; out              ;
; |operation|op_controller:inst|rt~0                          ; |operation|op_controller:inst|rt~0                          ; out              ;
; |operation|op_controller:inst|rt~1                          ; |operation|op_controller:inst|rt~1                          ; out              ;
; |operation|op_controller:inst|rt~2                          ; |operation|op_controller:inst|rt~2                          ; out              ;
; |operation|op_controller:inst|en_count~0                    ; |operation|op_controller:inst|en_count~0                    ; out              ;
; |operation|op_controller:inst|en_count~1                    ; |operation|op_controller:inst|en_count~1                    ; out              ;
; |operation|op_controller:inst|en_count~2                    ; |operation|op_controller:inst|en_count~2                    ; out              ;
; |operation|op_controller:inst|state_controller~3            ; |operation|op_controller:inst|state_controller~3            ; out              ;
; |operation|op_controller:inst|state_controller~7            ; |operation|op_controller:inst|state_controller~7            ; out              ;
; |operation|op_controller:inst|state_controller~11           ; |operation|op_controller:inst|state_controller~11           ; out              ;
; |operation|op_controller:inst|sp~3                          ; |operation|op_controller:inst|sp~3                          ; out              ;
; |operation|op_controller:inst|sp~4                          ; |operation|op_controller:inst|sp~4                          ; out              ;
; |operation|op_controller:inst|sp~5                          ; |operation|op_controller:inst|sp~5                          ; out              ;
; |operation|op_controller:inst|sp~6                          ; |operation|op_controller:inst|sp~6                          ; out              ;
; |operation|op_controller:inst|rt~3                          ; |operation|op_controller:inst|rt~3                          ; out              ;
; |operation|op_controller:inst|rt~4                          ; |operation|op_controller:inst|rt~4                          ; out              ;
; |operation|op_controller:inst|rt~5                          ; |operation|op_controller:inst|rt~5                          ; out              ;
; |operation|op_controller:inst|rt~6                          ; |operation|op_controller:inst|rt~6                          ; out              ;
; |operation|op_controller:inst|en_count~3                    ; |operation|op_controller:inst|en_count~3                    ; out              ;
; |operation|op_controller:inst|en_count~5                    ; |operation|op_controller:inst|en_count~5                    ; out              ;
; |operation|op_controller:inst|en_count~6                    ; |operation|op_controller:inst|en_count~6                    ; out              ;
; |operation|op_controller:inst|state_controller~15           ; |operation|op_controller:inst|state_controller~15           ; out              ;
; |operation|op_controller:inst|state_controller~19           ; |operation|op_controller:inst|state_controller~19           ; out              ;
; |operation|op_controller:inst|state_controller~23           ; |operation|op_controller:inst|state_controller~23           ; out              ;
; |operation|op_controller:inst|state_controller~27           ; |operation|op_controller:inst|state_controller~27           ; out              ;
; |operation|op_controller:inst|en_count                      ; |operation|op_controller:inst|en_count                      ; regout           ;
; |operation|op_controller:inst|state_controller.power_engine ; |operation|op_controller:inst|state_controller.power_engine ; regout           ;
; |operation|op_controller:inst|led_door                      ; |operation|op_controller:inst|led_door                      ; regout           ;
; |operation|op_controller:inst|sp                            ; |operation|op_controller:inst|sp                            ; regout           ;
; |operation|op_controller:inst|rt                            ; |operation|op_controller:inst|rt                            ; regout           ;
; |operation|op_controller:inst|state_controller~37           ; |operation|op_controller:inst|state_controller~37           ; out0             ;
; |operation|op_controller:inst|Selector0~0                   ; |operation|op_controller:inst|Selector0~0                   ; out0             ;
; |operation|op_controller:inst|Selector0~1                   ; |operation|op_controller:inst|Selector0~1                   ; out0             ;
; |operation|op_controller:inst|Selector0~2                   ; |operation|op_controller:inst|Selector0~2                   ; out0             ;
; |operation|op_controller:inst|Selector0~3                   ; |operation|op_controller:inst|Selector0~3                   ; out0             ;
; |operation|op_controller:inst|Selector0~4                   ; |operation|op_controller:inst|Selector0~4                   ; out0             ;
; |operation|op_controller:inst|Selector1~0                   ; |operation|op_controller:inst|Selector1~0                   ; out0             ;
; |operation|op_controller:inst|Selector1~1                   ; |operation|op_controller:inst|Selector1~1                   ; out0             ;
; |operation|op_controller:inst|Selector1~2                   ; |operation|op_controller:inst|Selector1~2                   ; out0             ;
; |operation|op_controller:inst|Selector1~3                   ; |operation|op_controller:inst|Selector1~3                   ; out0             ;
; |operation|op_controller:inst|Selector1~4                   ; |operation|op_controller:inst|Selector1~4                   ; out0             ;
; |operation|op_controller:inst|Selector2~3                   ; |operation|op_controller:inst|Selector2~3                   ; out0             ;
; |operation|op_controller:inst|Selector3~0                   ; |operation|op_controller:inst|Selector3~0                   ; out0             ;
; |operation|op_controller:inst|Selector3~1                   ; |operation|op_controller:inst|Selector3~1                   ; out0             ;
; |operation|op_controller:inst|Selector3~3                   ; |operation|op_controller:inst|Selector3~3                   ; out0             ;
; |operation|op_controller:inst|Selector5~1                   ; |operation|op_controller:inst|Selector5~1                   ; out0             ;
; |operation|op_controller:inst|Selector6~1                   ; |operation|op_controller:inst|Selector6~1                   ; out0             ;
; |operation|op_controller:inst|Selector7~1                   ; |operation|op_controller:inst|Selector7~1                   ; out0             ;
; |operation|op_controller:inst|Selector7~3                   ; |operation|op_controller:inst|Selector7~3                   ; out0             ;
; |operation|op_controller:inst|Selector8~0                   ; |operation|op_controller:inst|Selector8~0                   ; out0             ;
; |operation|op_controller:inst|Selector8~1                   ; |operation|op_controller:inst|Selector8~1                   ; out0             ;
; |operation|op_controller:inst|Selector8~3                   ; |operation|op_controller:inst|Selector8~3                   ; out0             ;
; |operation|signal_compare:inst8|LessThan0~0                 ; |operation|signal_compare:inst8|LessThan0~0                 ; out0             ;
; |operation|signal_compare:inst8|LessThan0~2                 ; |operation|signal_compare:inst8|LessThan0~2                 ; out0             ;
; |operation|signal_compare:inst8|LessThan0~5                 ; |operation|signal_compare:inst8|LessThan0~5                 ; out0             ;
; |operation|signal_compare:inst8|LessThan0~9                 ; |operation|signal_compare:inst8|LessThan0~9                 ; out0             ;
; |operation|signal_compare:inst8|LessThan0~17                ; |operation|signal_compare:inst8|LessThan0~17                ; out0             ;
; |operation|signal_compare:inst8|LessThan1~1                 ; |operation|signal_compare:inst8|LessThan1~1                 ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 04 14:29:20 2019
Info: Command: quartus_sim --simulation_results_format=VWF operation -c operation
Info (324025): Using vector source file "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/SIMULATIONS/sV1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 280.0 ns on register "|operation|op_controller:inst|load"
Warning (324036): Found clock-sensitive change during active clock edge at time 72.96 us on register "|operation|pulse_box:inst13|charged"
Warning (324036): Found clock-sensitive change during active clock edge at time 72.96 us on register "|operation|pulse_box:inst13|trig_pulse"
Warning (324036): Found clock-sensitive change during active clock edge at time 97.28 us on register "|operation|op_controller:inst|led_door"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      67.88 %
Info (328052): Number of transitions in simulation is 151231
Info (324045): Vector file operation.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Thu Jul 04 14:29:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


