#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\va_math.vpi";
S_000001b8458688a0 .scope module, "ALU_tb" "ALU_tb" 2 1;
 .timescale 0 0;
v000001b8458c91c0_0 .var "A", 2 0;
v000001b8458c8680_0 .var "B", 2 0;
v000001b8458c9580_0 .net "CF", 0 0, L_000001b8458c7960;  1 drivers
v000001b8458c8c20_0 .var "OP", 1 0;
v000001b8458c7dc0_0 .net "R", 2 0, v000001b8458c8a40_0;  1 drivers
v000001b8458c8180_0 .net "SF", 0 0, L_000001b8458c7a00;  1 drivers
v000001b8458c8fe0_0 .net "ZF", 0 0, L_000001b8458594f0;  1 drivers
S_000001b845868a30 .scope module, "uut" "ALU" 2 9, 3 1 0, S_000001b8458688a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 2 "OP";
    .port_info 3 /OUTPUT 3 "R";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /OUTPUT 1 "SF";
    .port_info 6 /OUTPUT 1 "ZF";
L_000001b845859090 .functor OR 1, L_000001b8458c9260, L_000001b8458c9760, C4<0>, C4<0>;
L_000001b845859c60 .functor OR 1, L_000001b8458c7aa0, L_000001b8458c7b40, C4<0>, C4<0>;
L_000001b845859db0 .functor OR 1, L_000001b845859c60, L_000001b8458c7be0, C4<0>, C4<0>;
L_000001b8458594f0 .functor NOT 1, L_000001b845859db0, C4<0>, C4<0>, C4<0>;
v000001b8458c8220_0 .net "A", 2 0, v000001b8458c91c0_0;  1 drivers
v000001b8458c9120_0 .net "B", 2 0, v000001b8458c8680_0;  1 drivers
v000001b8458c87c0_0 .net "CF", 0 0, L_000001b8458c7960;  alias, 1 drivers
v000001b8458c8540_0 .net "CF_ADD_SUB", 0 0, L_000001b8458c8400;  1 drivers
v000001b8458c96c0_0 .net "OP", 1 0, v000001b8458c8c20_0;  1 drivers
v000001b8458c8a40_0 .var "R", 2 0;
v000001b8458c82c0_0 .net "R_ADD_SUB", 2 0, L_000001b8458c8e00;  1 drivers
v000001b8458c7fa0_0 .net "R_SHL", 2 0, v000001b8458c7d20_0;  1 drivers
v000001b8458c8cc0_0 .net "SF", 0 0, L_000001b8458c7a00;  alias, 1 drivers
v000001b8458c8040_0 .var "Sel", 0 0;
v000001b8458c94e0_0 .net "ZF", 0 0, L_000001b8458594f0;  alias, 1 drivers
L_000001b8458c9a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b8458c84a0_0 .net/2u *"_ivl_0", 1 0, L_000001b8458c9a48;  1 drivers
L_000001b8458c9ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b8458c7c80_0 .net/2u *"_ivl_10", 0 0, L_000001b8458c9ad8;  1 drivers
v000001b8458c7e60_0 .net *"_ivl_17", 0 0, L_000001b8458c7aa0;  1 drivers
v000001b8458c85e0_0 .net *"_ivl_19", 0 0, L_000001b8458c7b40;  1 drivers
v000001b8458c8ae0_0 .net *"_ivl_2", 0 0, L_000001b8458c9260;  1 drivers
v000001b8458c7f00_0 .net *"_ivl_20", 0 0, L_000001b845859c60;  1 drivers
v000001b8458c80e0_0 .net *"_ivl_23", 0 0, L_000001b8458c7be0;  1 drivers
v000001b8458c9800_0 .net *"_ivl_24", 0 0, L_000001b845859db0;  1 drivers
L_000001b8458c9a90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b8458c8f40_0 .net/2u *"_ivl_4", 1 0, L_000001b8458c9a90;  1 drivers
v000001b8458c8860_0 .net *"_ivl_6", 0 0, L_000001b8458c9760;  1 drivers
v000001b8458c8900_0 .net *"_ivl_9", 0 0, L_000001b845859090;  1 drivers
E_000001b845860080 .event anyedge, v000001b8458c96c0_0, v000001b84585ee30_0, v000001b8458c7d20_0;
L_000001b8458c9260 .cmp/eq 2, v000001b8458c8c20_0, L_000001b8458c9a48;
L_000001b8458c9760 .cmp/eq 2, v000001b8458c8c20_0, L_000001b8458c9a90;
L_000001b8458c7960 .functor MUXZ 1, L_000001b8458c9ad8, L_000001b8458c8400, L_000001b845859090, C4<>;
L_000001b8458c7a00 .part v000001b8458c8a40_0, 2, 1;
L_000001b8458c7aa0 .part v000001b8458c8a40_0, 2, 1;
L_000001b8458c7b40 .part v000001b8458c8a40_0, 1, 1;
L_000001b8458c7be0 .part v000001b8458c8a40_0, 0, 1;
S_000001b845864d00 .scope module, "ADD_SUB1" "ALU_ADD_SUB_Nbit" 3 16, 4 1 0, S_000001b845868a30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 3 "R";
    .port_info 4 /OUTPUT 1 "CF";
L_000001b8458591e0 .functor NOT 4, L_000001b8458c93a0, C4<0000>, C4<0000>, C4<0000>;
v000001b84585eb10_0 .net "A", 2 0, v000001b8458c91c0_0;  alias, 1 drivers
v000001b84585f470_0 .net "B", 2 0, v000001b8458c8680_0;  alias, 1 drivers
v000001b84585e6b0_0 .net "B_complement", 2 0, L_000001b8458c8d60;  1 drivers
v000001b84585f0b0_0 .net "B_selected", 2 0, L_000001b8458c8360;  1 drivers
v000001b84585f1f0_0 .net "CF", 0 0, L_000001b8458c8400;  alias, 1 drivers
v000001b84585ee30_0 .net "R", 2 0, L_000001b8458c8e00;  alias, 1 drivers
v000001b84585f330_0 .net "Sel", 0 0, v000001b8458c8040_0;  1 drivers
v000001b84585f3d0_0 .net *"_ivl_0", 3 0, L_000001b8458c93a0;  1 drivers
v000001b84585f150_0 .net *"_ivl_17", 3 0, L_000001b8458c8720;  1 drivers
L_000001b8458c99b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b84585ed90_0 .net *"_ivl_20", 0 0, L_000001b8458c99b8;  1 drivers
v000001b84585e570_0 .net *"_ivl_21", 3 0, L_000001b8458c9080;  1 drivers
L_000001b8458c9a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b84585e610_0 .net *"_ivl_24", 0 0, L_000001b8458c9a00;  1 drivers
v000001b84585ebb0_0 .net *"_ivl_25", 3 0, L_000001b8458c8b80;  1 drivers
L_000001b8458c9928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b84585ec50_0 .net *"_ivl_3", 0 0, L_000001b8458c9928;  1 drivers
v000001b84585ecf0_0 .net *"_ivl_4", 3 0, L_000001b8458591e0;  1 drivers
L_000001b8458c9970 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001b84585eed0_0 .net/2u *"_ivl_6", 3 0, L_000001b8458c9970;  1 drivers
v000001b84585f290_0 .net *"_ivl_8", 3 0, L_000001b8458c89a0;  1 drivers
L_000001b8458c93a0 .concat [ 3 1 0 0], v000001b8458c8680_0, L_000001b8458c9928;
L_000001b8458c89a0 .arith/sum 4, L_000001b8458591e0, L_000001b8458c9970;
L_000001b8458c8d60 .part L_000001b8458c89a0, 0, 3;
L_000001b8458c8360 .functor MUXZ 3, v000001b8458c8680_0, L_000001b8458c8d60, v000001b8458c8040_0, C4<>;
L_000001b8458c8400 .part L_000001b8458c8b80, 3, 1;
L_000001b8458c8e00 .part L_000001b8458c8b80, 0, 3;
L_000001b8458c8720 .concat [ 3 1 0 0], v000001b8458c91c0_0, L_000001b8458c99b8;
L_000001b8458c9080 .concat [ 3 1 0 0], L_000001b8458c8360, L_000001b8458c9a00;
L_000001b8458c8b80 .arith/sum 4, L_000001b8458c8720, L_000001b8458c9080;
S_000001b845832d20 .scope module, "SHL1" "ALU_SHL_Nbit" 3 17, 5 1 0, S_000001b845868a30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /OUTPUT 3 "R";
v000001b8458c9440_0 .net "A", 2 0, v000001b8458c91c0_0;  alias, 1 drivers
v000001b8458c9300_0 .net "B", 2 0, v000001b8458c8680_0;  alias, 1 drivers
v000001b8458c9620_0 .net "B2bit", 1 0, L_000001b8458c8ea0;  1 drivers
v000001b8458c7d20_0 .var "R", 2 0;
E_000001b84585f600 .event anyedge, v000001b84585f470_0, v000001b84585eb10_0;
L_000001b8458c8ea0 .part v000001b8458c8680_0, 0, 2;
    .scope S_000001b845832d20;
T_0 ;
    %wait E_000001b84585f600;
    %load/vec4 v000001b8458c9300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000001b8458c9440_0;
    %store/vec4 v000001b8458c7d20_0, 0, 3;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001b8458c9440_0;
    %store/vec4 v000001b8458c7d20_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001b8458c9440_0;
    %concati/vec4 0, 0, 1;
    %pad/u 3;
    %store/vec4 v000001b8458c7d20_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001b8458c9440_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 2;
    %pad/u 3;
    %store/vec4 v000001b8458c7d20_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001b8458c9440_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 3;
    %pad/u 3;
    %store/vec4 v000001b8458c7d20_0, 0, 3;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b845868a30;
T_1 ;
    %wait E_000001b845860080;
    %load/vec4 v000001b8458c96c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b8458c8a40_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b8458c8040_0, 0, 1;
    %load/vec4 v000001b8458c82c0_0;
    %store/vec4 v000001b8458c8a40_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b8458c8040_0, 0, 1;
    %load/vec4 v000001b8458c82c0_0;
    %store/vec4 v000001b8458c8a40_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001b8458c7fa0_0;
    %store/vec4 v000001b8458c8a40_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b8458688a0;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "test3.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b8458688a0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b8458c91c0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b8458c8680_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b8458c8c20_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b8458688a0;
T_3 ;
    %vpi_call 2 45 "$monitor", "Time=%0t A=%b B=%b OP=%b -> R=%b CF=%b ZF=%b SF=%b", $time, v000001b8458c91c0_0, v000001b8458c8680_0, v000001b8458c8c20_0, v000001b8458c7dc0_0, v000001b8458c9580_0, v000001b8458c8fe0_0, v000001b8458c8180_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "ALU_ADD_SUB_Nbit.v";
    "ALU_SHL_Nbit.v";
