# Experiment 5 - Verilog Lab üñ•Ô∏è
## Adders in Verilog
### Date: 10-03-2025 üìÖ

## AIM üéØ
To develop verilog modules for half adder, in 3 modelling (dataflow, structural, behavioural) and to develop verilog modules for full adder, using half adder.

## Programs üíª
### HALF ADDER
### Structural: [HalfAdder](https://github.com/iamkarthik2004/S4-OS-LAB-KTU-2025/blob/main/Expt5%20(14-02-2025)/Expt5_pg1.c)
- **Description**: Half Adder - Structural
- **Output**: [View Output](https://github.com/iamkarthik2004/S4-OS-LAB-KTU-2025/blob/main/Expt5%20(14-02-2025)/Expt5_pg1.png)

### Dataflow: [Expt5_pg2.c](https://github.com/iamkarthik2004/S4-OS-LAB-KTU-2025/blob/main/Expt5%20(14-02-2025)/Expt5_pg2.c)
- **Description**: Hald Adder - Dataflow
-  **Output**: [View Output](https://github.com/iamkarthik2004/S4-OS-LAB-KTU-2025/blob/main/Expt5%20(14-02-2025)/Expt5_pg2.png)

### Behavioural: [Expt5_pg3.c](http://github.com/iamkarthik2004/S4-OS-LAB-KTU-2025/blob/main/Expt5%20(14-02-2025)/Expt5_pg3.c)
- **Description**: Half Adder - Behavioural
- **Output**: [View Output](Coming Soon)


