0.6
2019.1
May 24 2019
15:06:07
C:/TDD/lab1-g03/Source/Design/mux_4a1.sv,1659804382,systemVerilog,,C:/TDD/lab1-g03/Source/Simulations/tb_mux_4a1.sv,,module_mux4a1,,,,,,,,
C:/TDD/lab1-g03/Source/Simulations/tb_mux_4a1.sv,1659816790,systemVerilog,,,,tb_module_mux4a1,,,,,,,,
C:/TDD/lab1-g03/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
