;redcode
;assert 1
	SPL -0, #-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL <12, #-80
	SUB @0, @2
	SLT 121, -200
	MOV -1, <-20
	MOV -1, <-20
	SPL @12, #220
	SUB 210, @0
	SLT -1, <-20
	SLT -1, <-20
	CMP 12, @10
	MOV -1, <-20
	CMP -5, <-11
	SLT @-121, 100
	SLT @-121, 100
	SLT 20, 12
	SLT 20, 12
	JMZ -1, @-20
	SUB -0, <-720
	JMZ -1, @-20
	CMP #30, <4
	SUB 512, @220
	ADD @-121, 102
	SUB 512, @220
	MOV -7, <-720
	ADD @-121, 102
	SLT 101, <-1
	SLT 101, <-1
	SLT 101, <-801
	ADD 400, 62
	SLT 101, <-1
	SLT 20, 12
	SPL 101, @-801
	ADD 400, 62
	SPL 121, -201
	ADD 20, 12
	SLT 121, -201
	SLT 101, <-1
	SLT 101, <-1
	JMN @2, -1
	SPL @2, -1
	SPL <121, 106
	CMP #30, <4
	CMP @30, 4
	SUB @30, 4
	MOV -1, <-26
