============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Wed Jun 29 11:29:17 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1246 feed throughs used by 860 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  10.008496s wall, 9.531250s user + 0.515625s system = 10.046875s CPU (100.4%)

RUN-1004 : used memory is 849 MB, reserved memory is 841 MB, peak memory is 902 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.272306s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (103.2%)

RUN-1004 : used memory is 934 MB, reserved memory is 913 MB, peak memory is 934 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.417328s wall, 2.359375s user + 0.093750s system = 2.453125s CPU (101.5%)

RUN-1004 : used memory is 883 MB, reserved memory is 865 MB, peak memory is 1001 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.635230s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (9.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 889 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.960370s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (10.8%)

RUN-1004 : used memory is 909 MB, reserved memory is 889 MB, peak memory is 1001 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.629694s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 910 MB, reserved memory is 890 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.950329s wall, 0.218750s user + 0.109375s system = 0.328125s CPU (4.7%)

RUN-1004 : used memory is 910 MB, reserved memory is 890 MB, peak memory is 1001 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.633495s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 911 MB, reserved memory is 890 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.960127s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 911 MB, reserved memory is 890 MB, peak memory is 1001 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.647489s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.966556s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (5.8%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.632821s wall, 0.187500s user + 0.187500s system = 0.375000s CPU (5.7%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.947018s wall, 0.281250s user + 0.203125s system = 0.484375s CPU (7.0%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.636330s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (11.3%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.955589s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (12.6%)

RUN-1004 : used memory is 913 MB, reserved memory is 891 MB, peak memory is 1001 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1259 feed throughs used by 845 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  7.860567s wall, 7.484375s user + 0.453125s system = 7.937500s CPU (101.0%)

RUN-1004 : used memory is 957 MB, reserved memory is 936 MB, peak memory is 1001 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.305928s wall, 1.156250s user + 0.187500s system = 1.343750s CPU (102.9%)

RUN-1004 : used memory is 986 MB, reserved memory is 966 MB, peak memory is 1001 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.439515s wall, 2.187500s user + 0.281250s system = 2.468750s CPU (101.2%)

RUN-1004 : used memory is 988 MB, reserved memory is 969 MB, peak memory is 1047 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.641190s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 1014 MB, reserved memory is 995 MB, peak memory is 1047 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.958893s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 1014 MB, reserved memory is 995 MB, peak memory is 1047 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(59)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/count.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(61)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(61)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/count.v
HDL-1007 : analyze verilog file ../rtl/ip/rom.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(61)
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ethernet/counter_test.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/syn_1/SDRV4_0_elaborate.db" in  2.236648s wall, 1.625000s user + 0.625000s system = 2.250000s CPU (100.6%)

RUN-1004 : used memory is 490 MB, reserved memory is 477 MB, peak memory is 1047 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.326961s wall, 1.250000s user + 0.125000s system = 1.375000s CPU (103.6%)

RUN-1004 : used memory is 781 MB, reserved memory is 772 MB, peak memory is 1047 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.928187s wall, 2.796875s user + 0.156250s system = 2.953125s CPU (100.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 642 MB, peak memory is 1047 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_place.db" in  2.167085s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (100.9%)

RUN-1004 : used memory is 635 MB, reserved memory is 618 MB, peak memory is 1047 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.295189s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.5%)

RUN-1004 : used memory is 731 MB, reserved memory is 714 MB, peak memory is 1047 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.003570s wall, 1.937500s user + 0.093750s system = 2.031250s CPU (101.4%)

RUN-1004 : used memory is 787 MB, reserved memory is 770 MB, peak memory is 1047 MB
RUN-1001 : set_run_property phy_1 -flow_property RouteProperty::priority::routability.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 468 feed throughs used by 285 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  6.950282s wall, 6.671875s user + 0.312500s system = 6.984375s CPU (100.5%)

RUN-1004 : used memory is 1018 MB, reserved memory is 999 MB, peak memory is 1047 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.335269s wall, 1.250000s user + 0.125000s system = 1.375000s CPU (103.0%)

RUN-1004 : used memory is 1048 MB, reserved memory is 1028 MB, peak memory is 1048 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.478167s wall, 2.328125s user + 0.203125s system = 2.531250s CPU (102.1%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1090 MB, peak memory is 1111 MB
RUN-1001 : End prepare routing data:  0.271743s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (86.2%)

TMR-3509 : Import timing summary.
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63678, tnet num: 14207, tinst num: 6063, tnode num: 73844, tedge num: 109281.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.275802s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (105.3%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1111 MB, peak memory is 1137 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 14 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	ethernet/count/count_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDR_Pad_timing.rpt, timing summary in SDR_Pad_timing.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  1.951524s wall, 1.953125s user + 0.062500s system = 2.015625s CPU (103.3%)

RUN-1004 : used memory is 1185 MB, reserved memory is 1161 MB, peak memory is 1186 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.633267s wall, 0.156250s user + 0.250000s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 1218 MB, reserved memory is 1187 MB, peak memory is 1237 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.958894s wall, 0.265625s user + 0.281250s system = 0.546875s CPU (7.9%)

RUN-1004 : used memory is 1218 MB, reserved memory is 1187 MB, peak memory is 1237 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(63)
HDL-8007 ERROR: cannot find port 'afull_flag1' on this module in ../rtl/ethernet/ethernet.v(53)
HDL-8007 ERROR: cannot find port 'afull_flag2' on this module in ../rtl/ethernet/ethernet.v(54)
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../rtl/ethernet/ethernet.v(63)
HDL-1007 : analyze verilog file ../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/count.v
HDL-1007 : analyze verilog file ../rtl/ip/rom.v
HDL-1007 : analyze verilog file ../rtl/ethernet/counter_test.v
