\documentclass[a4paper,12pt]{article}

% packages
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage{graphicx}
\usepackage{fancyhdr}
\usepackage{hyperref}
\usepackage{float} 


% Fancy header/footer settings
\pagestyle{fancy}
\fancyfoot[C]{}
\fancyfoot[R]{\thepage} % Right-align page number in the footer


% Title information
\title{AAD - Assignment 2}
\author{107474-Joseane Pereira \\
109050-Gabriel Costa \\
Universidade de Aveiro, DETI}
\date{\today}

\begin{document}

\begin{figure}
    \centering
    \includegraphics[width=0.3\linewidth]{ua.pdf}
    \label{fig:enter-label}
\end{figure}
\maketitle
\newpage
\tableofcontents
\newpage
\section{Introduction}
This assignment focuses on the implementation and analysis of different accumulator designs in VHDL, including a single-cycle version, a pipelined version, and versions with shift functionality.

\section{Implementations}
\subsection{Single-Cycle Accumulator}
The basic accumulator was implemented in \texttt{accumulator\_single\_cycle.vhd} with the following features:
\begin{itemize}
    \item Simple write and read ports
    \item Direct accumulation without pipelining
    \item Basic addition functionality
\end{itemize}

\subsection{Pipelined Accumulator}
The pipelined version \texttt{accumulator\_pipeline.vhd} improves upon the basic design by:
\begin{itemize}
    \item Adding pipeline stages to improve throughput
    \item Using registers to stabilize signals
    \item Implementing hazard detection
\end{itemize}

\subsection{Shift Accumulator}
We implemented a version of the accumulator using a barrel Shifter for both the pipelined and single sycle version (\texttt{shift\_accumulator\_pipeline.vhd and shift\_accumulator.vhd}) both of wich improve upon the basic design by:
\begin{itemize}
    \item Dynamic shift operations on input data
    \item Configurable shift amounts
    \item Integration with the accumulation logic
\end{itemize}


\section{Components}
Key components used in the designs include:
\begin{itemize}
    \item Triple Port RAM for memory storage
    \item Registers for signal stabilization
    \item Adder N for arithmetic operations
    \item Shifter for shift operations
    \item Vector Comparator for address comparison
\end{itemize}

\section{Testing}
Testing was performed using:
\begin{itemize}
    \item GHDL simulator
    \item VCD waveform generation
    \item Comprehensive testbenches for each version
\end{itemize}

\section{Results and Analysis}
Compare the performance and characteristics of each implementation:
\begin{itemize}
    \item Single-cycle vs Pipelined timing
    \item Impact of shift functionality
    \item Resource utilization
    \item Critical path analysis
\end{itemize}

\section{Conclusions}


\end{document}