$date
	Thu Mar 30 06:37:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 7 ! hr_l [6:0] $end
$var wire 7 " hr_m [6:0] $end
$var wire 7 # min_l [6:0] $end
$var wire 7 $ min_m [6:0] $end
$var wire 7 % sec_l [6:0] $end
$var wire 7 & sec_m [6:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var reg 4 + count1 [3:0] $end
$var reg 4 , count2 [3:0] $end
$var reg 4 - count3 [3:0] $end
$var reg 4 . count4 [3:0] $end
$var reg 4 / count5 [3:0] $end
$var reg 4 0 count6 [3:0] $end
$var reg 7 1 hr_l [6:0] $end
$var reg 7 2 hr_m [6:0] $end
$var reg 7 3 min_l [6:0] $end
$var reg 7 4 min_m [6:0] $end
$var reg 7 5 sec_l [6:0] $end
$var reg 7 6 sec_m [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 6
b1 5
b1 4
b1 3
b1 2
b1 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
1*
0)
1(
0'
b1 &
b1 %
b1 $
b1 #
b1 "
b1 !
$end
#10
1'
1)
0(
0*
#20
b1001111 5
b1001111 !
b1 ,
0'
0)
#30
1'
1)
#40
b10010 5
b10010 !
b10 ,
0'
0)
#50
1'
1)
#60
b110 5
b110 !
b11 ,
0'
0)
#70
1'
1)
#80
b1001100 5
b1001100 !
b100 ,
0'
0)
#90
1'
1)
#100
b100100 5
b100100 !
b101 ,
0'
0)
#110
1'
1)
#120
b100000 5
b100000 !
b110 ,
0'
0)
#130
1'
1)
#140
b1111 5
b1111 !
b111 ,
0'
0)
#150
1'
1)
#160
b0 5
b0 !
b1000 ,
0'
0)
#170
1'
1)
#180
b100 5
b100 !
b1001 ,
0'
0)
#190
1'
1)
#200
b1 5
b1 !
b1001111 6
b1001111 "
b1 +
b0 ,
0'
0)
#210
1'
1)
#220
b1001111 5
b1001111 !
b1 ,
0'
0)
#230
1'
1)
#240
b10010 5
b10010 !
b10 ,
0'
0)
#250
1'
1)
#260
b110 5
b110 !
b11 ,
0'
0)
#270
1'
1)
#280
b1001100 5
b1001100 !
b100 ,
0'
0)
#290
1'
1)
#300
b100100 5
b100100 !
b101 ,
0'
0)
#310
1'
1)
#320
b100000 5
b100000 !
b110 ,
0'
0)
#330
1'
1)
#340
b1111 5
b1111 !
b111 ,
0'
0)
#350
1'
1)
#360
b0 5
b0 !
b1000 ,
0'
0)
#370
1'
1)
#380
b100 5
b100 !
b1001 ,
0'
0)
#390
1'
1)
#400
b1 5
b1 !
b10010 6
b10010 "
b10 +
b0 ,
0'
0)
#410
1'
1)
#420
b1001111 5
b1001111 !
b1 ,
0'
0)
#430
1'
1)
#440
b10010 5
b10010 !
b10 ,
0'
0)
#450
1'
1)
#460
b110 5
b110 !
b11 ,
0'
0)
#470
1'
1)
#480
b1001100 5
b1001100 !
b100 ,
0'
0)
#490
1'
1)
#500
b100100 5
b100100 !
b101 ,
0'
0)
#510
1'
1)
