{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580030649915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580030649919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 03:24:09 2020 " "Processing started: Sun Jan 26 03:24:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580030649919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030649919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8b_rca -c 8b_rca " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8b_rca -c 8b_rca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030649919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580030650188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580030650188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/rca8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/rca8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca8 " "Found entity 1: rca8" {  } { { "../rca8.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/rca8.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580030657261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030657261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/ha.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../ha.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/ha.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580030657265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030657265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/8b_rca/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "../fa.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/fa.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580030657269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030657269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8b_rca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8b_rca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8b_rca " "Found entity 1: 8b_rca" {  } { { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580030657272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030657272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "8b_rca " "Elaborating entity \"8b_rca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580030657292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca8 rca8:inst " "Elaborating entity \"rca8\" for hierarchy \"rca8:inst\"" {  } { { "8b_rca.bdf" "inst" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 232 480 640 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580030657294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa rca8:inst\|fa:fa0 " "Elaborating entity \"fa\" for hierarchy \"rca8:inst\|fa:fa0\"" {  } { { "../rca8.v" "fa0" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/rca8.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580030657296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha rca8:inst\|fa:fa0\|ha:ha1 " "Elaborating entity \"ha\" for hierarchy \"rca8:inst\|fa:fa0\|ha:ha1\"" {  } { { "../fa.v" "ha1" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/fa.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580030657299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580030657611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580030657886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580030657886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580030657926 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580030657926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580030657926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580030657926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580030657949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 03:24:17 2020 " "Processing ended: Sun Jan 26 03:24:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580030657949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580030657949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580030657949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580030657949 ""}
