Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Dec  8 22:17:56 2022
| Host         : EECS-DIGITAL-36 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.uAHy9c/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 exec/mem_bank/sysclk_pc_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 1.316ns (34.369%)  route 2.513ns (65.631%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.713     5.316    exec/mem_bank/buf_clk_100mhz_BUFG
    SLICE_X6Y81          FDRE                                         r  exec/mem_bank/sysclk_pc_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  exec/mem_bank/sysclk_pc_2_reg[1]/Q
                         net (fo=8, estimated)        0.520     6.354    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2_0[0]
    SLICE_X7Y81          LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5/O
                         net (fo=1, routed)           0.000     6.478    exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.028 f  exec/mem_bank/genblk1[1].camera_ram/BRAM_reg_4_i_2/CO[3]
                         net (fo=2, estimated)        0.725     7.753    exec/mem_bank/genblk1[0].camera_ram/CO[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.124     7.877 r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4_i_1/O
                         net (fo=8, estimated)        1.268     9.145    exec/mem_bank/genblk1[0].camera_ram/wea017_out
    RAMB36_X0Y13         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=152, estimated)      1.549    14.975    exec/mem_bank/genblk1[0].camera_ram/buf_clk_100mhz_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4/CLKARDCLK
                         clock pessimism              0.256    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.664    exec/mem_bank/genblk1[0].camera_ram/BRAM_reg_4
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.519    




