[2025-09-18 00:50:26] START suite=cs trace=streaming_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2676051 heartbeat IPC: 3.737 cumulative IPC: 3.737 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5112438 cumulative IPC: 3.912 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5112438 cumulative IPC: 3.912 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5112439 heartbeat IPC: 4.104 cumulative IPC: 5 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16991731 heartbeat IPC: 0.8418 cumulative IPC: 0.8418 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 27918926 heartbeat IPC: 0.9151 cumulative IPC: 0.8769 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 39565988 heartbeat IPC: 0.8586 cumulative IPC: 0.8707 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 52982904 heartbeat IPC: 0.7453 cumulative IPC: 0.8356 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 66238928 heartbeat IPC: 0.7544 cumulative IPC: 0.818 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 80128839 heartbeat IPC: 0.7199 cumulative IPC: 0.7998 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 95216674 heartbeat IPC: 0.6628 cumulative IPC: 0.7769 (Simulation time: 00 hr 09 min 59 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 110613717 heartbeat IPC: 0.6495 cumulative IPC: 0.7583 (Simulation time: 00 hr 11 min 21 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 125154985 heartbeat IPC: 0.6877 cumulative IPC: 0.7497 (Simulation time: 00 hr 12 min 44 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 133133553 cumulative IPC: 0.7511 (Simulation time: 00 hr 13 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 133133553 cumulative IPC: 0.7511 (Simulation time: 00 hr 13 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7511 instructions: 100000000 cycles: 133133553
CPU 0 Branch Prediction Accuracy: 97.41% MPKI: 0.2256 Average ROB Occupancy at Mispredict: 4575
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0089
BRANCH_INDIRECT: 0.2074
BRANCH_CONDITIONAL: 0.00925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 586206
LQ_STALL: 116067
SQ_STALL: 160868


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 327.5365
REPLAY_LOAD: 180.12384
NON_REPLAY_LOAD: 27.513653

== Total ==
ADDR_TRANS: 206348
REPLAY_LOAD: 193453
NON_REPLAY_LOAD: 186405

== Counts ==
ADDR_TRANS: 630
REPLAY_LOAD: 1074
NON_REPLAY_LOAD: 6775

cpu0->cpu0_STLB TOTAL        ACCESS:    1015251 HIT:     996012 MISS:      19239 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1015251 HIT:     996012 MISS:      19239 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 466.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4408507 HIT:    3712235 MISS:     696272 MSHR_MERGE:     108499
cpu0->cpu0_L2C LOAD         ACCESS:    2866031 HIT:    2714341 MISS:     151690 MSHR_MERGE:      13228
cpu0->cpu0_L2C RFO          ACCESS:     145633 HIT:      82119 MISS:      63514 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:    1057489 HIT:     612913 MISS:     444576 MSHR_MERGE:      95269
cpu0->cpu0_L2C WRITE        ACCESS:     301636 HIT:     300571 MISS:       1065 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37718 HIT:       2291 MISS:      35427 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     982255 ISSUED:     982255 USEFUL:     307781 USELESS:      16026
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8765316 HIT:    6056326 MISS:    2708990 MSHR_MERGE:     584115
cpu0->cpu0_L1I LOAD         ACCESS:    8765316 HIT:    6056326 MISS:    2708990 MSHR_MERGE:     584115
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20076037 HIT:   17868631 MISS:    2207406 MSHR_MERGE:    1207549
cpu0->cpu0_L1D LOAD         ACCESS:   13729063 HIT:   12387600 MISS:    1341463 MSHR_MERGE:     600307
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     904009 HIT:     713097 MISS:     190912 MSHR_MERGE:     115584
cpu0->cpu0_L1D WRITE        ACCESS:    5398284 HIT:    4761537 MISS:     636747 MSHR_MERGE:     491092
cpu0->cpu0_L1D TRANSLATION  ACCESS:      44681 HIT:       6397 MISS:      38284 MSHR_MERGE:        566
cpu0->cpu0_L1D PREFETCH REQUESTED:     950897 ISSUED:     904009 USEFUL:      43216 USELESS:      14080
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 34.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7016998 HIT:    6483234 MISS:     533764 MSHR_MERGE:     242916
cpu0->cpu0_ITLB LOAD         ACCESS:    7016998 HIT:    6483234 MISS:     533764 MSHR_MERGE:     242916
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.957 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18549136 HIT:   17525060 MISS:    1024076 MSHR_MERGE:     299673
cpu0->cpu0_DTLB LOAD         ACCESS:   18549136 HIT:   17525060 MISS:    1024076 MSHR_MERGE:     299673
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.96 cycles
cpu0->LLC TOTAL        ACCESS:     698005 HIT:     207097 MISS:     490908 MSHR_MERGE:       3500
cpu0->LLC LOAD         ACCESS:     138462 HIT:      58957 MISS:      79505 MSHR_MERGE:         58
cpu0->LLC RFO          ACCESS:      63512 HIT:      23818 MISS:      39694 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     349306 HIT:       9443 MISS:     339863 MSHR_MERGE:       3442
cpu0->LLC WRITE        ACCESS:     111298 HIT:     109866 MISS:       1432 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      35427 HIT:       5013 MISS:      30414 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.34 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      73512
  ROW_BUFFER_MISS:     412464
  AVG DBUS CONGESTED CYCLE: 6.682
Channel 0 WQ ROW_BUFFER_HIT:       7987
  ROW_BUFFER_MISS:      48888
  FULL:          0
Channel 0 REFRESHES ISSUED:      11094

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       559079       168787        37057        17623
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          102          357        11256
  STLB miss resolved @ L2C                0           21          317          758         2624
  STLB miss resolved @ LLC                0           23          430         1922         3868
  STLB miss resolved @ MEM                0           27         1367         4022        24485

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             130503        22389       325485         1931         1574
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            3           36           75          272
  STLB miss resolved @ L2C                1            1           27           65           75
  STLB miss resolved @ LLC                1            0           55          207           98
  STLB miss resolved @ MEM               31            3          114          271         1340
[2025-09-18 01:04:23] END   suite=cs trace=streaming_phase1_core2 (rc=0)
