
---------- Begin Simulation Statistics ----------
final_tick                               13750563096576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95275                       # Simulator instruction rate (inst/s)
host_mem_usage                               17162700                       # Number of bytes of host memory used
host_op_rate                                   156153                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8239.54                       # Real time elapsed on the host
host_tick_rate                                3824304                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   785023984                       # Number of instructions simulated
sim_ops                                    1286630612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031511                       # Number of seconds simulated
sim_ticks                                 31510500291                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1108136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          246                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2215791                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          246                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu0.num_fp_insts                            8                       # number of float instructions
system.cpu0.num_fp_register_reads                   8                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       18     66.67%     66.67% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     74.07% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%     92.59% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      7.41%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2628628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5257822                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          221                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059485                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        10286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1641311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3283569                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu3.num_int_insts                          15                       # number of integer instructions
system.cpu3.num_int_register_reads                 37                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                            9                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     33.33%     33.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     14.29%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.76%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.76%     66.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  7     33.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1689673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3416256                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1608533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3296720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         95272211                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        66937563                       # number of cc regfile writes
system.switch_cpus0.committedInsts          223967673                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            355246294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.422499                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.422499                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        263830320                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       144643473                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  49504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         5626                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22486503                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.755460                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            99315705                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          24844319                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23571341                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     74486397                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     24852867                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    355441217                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74471386                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        16112                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    355364542                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       171970                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          6676                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       251612                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1795                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         2555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        471649024                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            355354675                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.585805                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        276294434                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.755356                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             355358790                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       369217841                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      159845437                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.366870                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.366870                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         4101      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    173407971     48.79%     48.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       598349      0.17%     48.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      8863638      2.49%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5910654      1.66%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      4137387      1.16%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24787937      6.98%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4133908      1.16%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2950672      0.83%     63.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     30083985      8.47%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1178524      0.33%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     28403569      7.99%     80.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     10661064      3.00%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     46074743     12.96%     96.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     14184154      3.99%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     355380656                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      169833440                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    336937202                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    167093758                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    167172616                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5388301                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015162                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1194224     22.16%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         35076      0.65%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            4      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        36592      0.68%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       180026      3.34%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1436725     26.66%     53.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27502      0.51%     54.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      2477249     45.97%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          903      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     190931416                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    473790891                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    188260917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    188465173                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         355441217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        355380656                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         1892                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       250187                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     94576590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.757596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.980424                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26908021     28.45%     28.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2948230      3.12%     31.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5985230      6.33%     37.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7353901      7.78%     45.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8487484      8.97%     54.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10539646     11.14%     65.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      9337933      9.87%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      8404661      8.89%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14611484     15.45%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     94576590                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.755631                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4148684                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       851007                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     74486397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     24852867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      159658391                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                94626094                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          2672244                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         1264341                       # number of cc regfile writes
system.switch_cpus1.committedInsts           74371731                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             81760345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.272340                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.272340                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        136611864                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        61635516                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         1611                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          471749                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.011279                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            46012138                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           9148748                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       15399454                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     22981982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts           47                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9160488                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts     81830377                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     36863390                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1621                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts     95693424                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        114593                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11544509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          1891                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11693105                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          599                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        112208808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count             81793744                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.536534                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         60203858                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.864389                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent              81794621                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       102466546                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       10538702                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.785954                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.785954                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11886181     12.42%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           13      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23259385     24.31%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       459021      0.48%     37.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14076726     14.71%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12337599     12.89%     64.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite            8      0.00%     64.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     24527358     25.63%     90.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      9148754      9.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      95695045                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       86873499                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    165384301                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     70783969                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     70856891                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10627602                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         149499      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      1881142     17.70%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     19.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1546407     14.55%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     33.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2264226     21.31%     54.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      4168088     39.22%     94.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       618240      5.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      19449148                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    131252637                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11009775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     11044088                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded          81830377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued         95695045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        70003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1810                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       123195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     94617436                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.116641                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     73174517     77.34%     77.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2303213      2.43%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2279397      2.41%     82.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1871511      1.98%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4776840      5.05%     89.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3524431      3.72%     92.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2524446      2.67%     95.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1962334      2.07%     97.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2200747      2.33%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     94617436                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.011297                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       738876                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       215978                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     22981982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9160488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       48486004                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                94626094                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500436                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704563                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.378504                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.378504                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172770                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162814693                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  58027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118016                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338722                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.543252                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52559605                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292324                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        3906266                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437333                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305396                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520392                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50267281                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128778                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429910181                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24676                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       157897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174348                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       183845                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644018518                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429032953                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379740628                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.533981                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429796468                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379260974                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144452                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.641977                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.641977                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684661      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215304767     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28735      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520726     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331116      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924598      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10980151      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369511      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038966                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174418535                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348199722                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173716866                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178381506                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450547                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003373                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386818     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3354      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          695      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91660      6.32%     33.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334255     23.04%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438877     30.26%     86.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194888     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386317                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    607898932                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261523723                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431519844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038966                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8384763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2115                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4865137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     94568067                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.547401                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.771447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     14990862     15.85%     15.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3085141      3.26%     19.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6414068      6.78%     25.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7204111      7.62%     33.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483474     11.09%     44.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398545     13.11%     57.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10697753     11.31%     69.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9952687     10.52%     79.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19341426     20.45%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     94568067                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.544613                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14642                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        47707                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111302486                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                94626094                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193766127                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        95239939                       # number of cc regfile writes
system.switch_cpus3.committedInsts          236684514                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            426488370                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.399798                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.399798                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        139325497                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        79841269                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 101718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1060156                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        43900571                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.807712                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133516990                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          40358836                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        5873815                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     97702149                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     42903051                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    476572921                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     93158154                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2907030                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    454935015                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          8969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       183561                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        953646                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       196362                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        16346                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       708388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       351768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        595747927                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            453208042                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567188                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        337901326                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.789462                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             454411569                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       629875503                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      283883096                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.501261                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.501261                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2480892      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    274492455     59.95%     60.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       902872      0.20%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1033121      0.23%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2849146      0.62%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        76147      0.02%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     16620673      3.63%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        58401      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7205484      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       578457      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     16486331      3.60%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        37884      0.01%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     58442528     12.76%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     34635740      7.56%     90.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     35930184      7.85%     98.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6011736      1.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     457842051                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       97771777                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    190739600                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     91563125                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    103406960                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           12918767                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028217                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3791285     29.35%     29.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        10226      0.08%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        227322      1.76%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       491063      3.80%     34.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        51769      0.40%     35.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       335144      2.59%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3086710     23.89%     61.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1073642      8.31%     70.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3368602     26.08%     96.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       483003      3.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     370508149                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    833055074                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    361644917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    423266598                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         476572918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        457842051                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     50084465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       667435                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     72056027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     94524376                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.843640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.701555                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13348335     14.12%     14.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2604002      2.75%     16.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4846173      5.13%     22.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6323871      6.69%     28.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8861920      9.38%     38.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11556215     12.23%     50.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14407608     15.24%     65.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     13710329     14.50%     80.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     18865923     19.96%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     94524376                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.838433                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4920742                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2422537                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     97702149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     42903051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      224152573                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                94626094                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89545173                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89545175                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89545173                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89545175                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1582032                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1582037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1582032                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1582037                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  18638535474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18638535474                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  18638535474                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18638535474                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     91127205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     91127212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     91127205                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     91127212                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017361                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017361                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017361                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017361                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11781.389677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11781.352442                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11781.389677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11781.352442                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   380.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1106964                       # number of writebacks
system.cpu0.dcache.writebacks::total          1106964                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       473390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       473390                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       473390                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       473390                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1108642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1108642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1108642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1108642                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  14528629161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14528629161                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  14528629161                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14528629161                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012166                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13104.887927                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13104.887927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13104.887927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13104.887927                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1106964                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     64709377                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       64709379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1579677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1579682                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  18597258792                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18597258792                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     66289054                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     66289061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.714286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023830                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023830                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11772.823680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11772.786417                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       473388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       473388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1106289                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1106289                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  14488141356                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14488141356                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016689                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016689                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13096.163259                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13096.163259                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24835796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24835796                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     41276682                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     41276682                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     24838151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24838151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000095                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 17527.253503                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17527.253503                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     40487805                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     40487805                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17206.886953                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17206.886953                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.527044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90653823                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1107476                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.856242                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.999999                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   506.527045                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.009766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.989311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999076                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        730125172                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       730125172                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     26046306                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        26046320                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     26046306                       # number of overall hits
system.cpu0.icache.overall_hits::total       26046320                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          228                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          228                       # number of overall misses
system.cpu0.icache.overall_misses::total          231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     43340283                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43340283                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     43340283                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43340283                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           17                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     26046534                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     26046551                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           17                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     26046534                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     26046551                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.176471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.176471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 190088.960526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187620.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 190088.960526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187620.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           52                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     33111522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33111522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     33111522                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33111522                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 188133.647727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188133.647727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 188133.647727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188133.647727                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     26046306                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       26046320                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          228                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     43340283                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43340283                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     26046534                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     26046551                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.176471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 190088.960526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187620.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     33111522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33111522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 188133.647727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188133.647727                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          166.415009                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           26046499                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         145511.167598                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   163.415010                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.319170                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.325029                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.349609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        208372587                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       208372587                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1106473                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       332378                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       820439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1172                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1172                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq          1182                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp         1182                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1106473                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          358                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3324260                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3324618                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        11456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    141724160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           141735616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        45853                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2934592                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1154680                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000213                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.014595                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1154434     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 246      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1154680                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1475093763                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         175824                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1106753805                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1057748                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1057748                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1057748                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1057748                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        49723                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        49907                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        49723                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        49907                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     32991309                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   9822504996                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   9855496305                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     32991309                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   9822504996                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   9855496305                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1107471                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1107655                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1107471                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1107655                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.044898                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.045056                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.044898                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.045056                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 187450.619318                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 197544.496430                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 197477.233755                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 187450.619318                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 197544.496430                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 197477.233755                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        45853                       # number of writebacks
system.cpu0.l2cache.writebacks::total           45853                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        49723                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        49899                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        49723                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        49899                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     32932701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   9805947237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   9838879938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     32932701                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   9805947237                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   9838879938                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.044898                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.045049                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.044898                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.045049                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 187117.619318                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 197211.496430                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 197175.894066                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 187117.619318                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 197211.496430                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 197175.894066                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                45853                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       328989                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       328989                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       328989                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       328989                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       777975                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       777975                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       777975                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       777975                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1172                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1172                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1172                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1172                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          925                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          925                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          257                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          257                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     31101534                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     31101534                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1182                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1182                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217428                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217428                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 121017.642023                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 121017.642023                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          257                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          257                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     31015953                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     31015953                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217428                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217428                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 120684.642023                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 120684.642023                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1056823                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1056823                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        49466                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        49650                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     32991309                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9791403462                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   9824394771                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1106289                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1106473                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044713                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.044872                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 187450.619318                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 197942.090769                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 197873.006465                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        49466                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        49642                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     32932701                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   9774931284                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   9807863985                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044713                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.044865                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 187117.619318                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 197609.090769                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 197571.894464                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4007.999919                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2215791                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           49949                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           44.361068                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.445794                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.101444                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.175376                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     7.626512                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3994.650793                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001330                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000025                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000043                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001862                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.975257                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.978516                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1303                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1646                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          960                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        35502605                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       35502605                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31510489302                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-21807.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-21807.numOps                     0                       # Number of Ops committed
system.cpu0.thread-21807.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     21299609                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21299610                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     22189963                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22189964                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2080812                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2080819                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7195133                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7195140                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 116063837930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 116063837930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 116063837930                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 116063837930                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     23380421                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23380429                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29385096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29385104                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.088998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.088998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.244857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244857                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 55778.147151                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55777.959510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 16130.881518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16130.865825                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     32533187                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1229252                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.465840                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2628628                       # number of writebacks
system.cpu1.dcache.writebacks::total          2628628                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1985747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1985747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1985747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1985747                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        95065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95065                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2629136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2629136                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   6221995443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6221995443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 376631836155                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 376631836155                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004066                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004066                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089472                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089472                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 65449.907358                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65449.907358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 143253.082440                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143253.082440                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2628628                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     12381974                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12381975                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1850883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1850889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 107142732351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 107142732351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     14232857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14232864                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.130043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 57887.360979                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57887.173326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1842875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1842875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         8008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8008                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1076452137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1076452137                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 134422.095030                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 134422.095030                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8917635                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8917635                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       229929                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       229930                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   8921105579                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8921105579                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9147564                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9147565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 38799.392765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38799.224020                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       142872                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       142872                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        87057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5145543306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5145543306                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 59105.451670                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59105.451670                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       890354                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       890354                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      5114321                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      5114321                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6004675                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6004675                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.851723                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.851723                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      2534071                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      2534071                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 370409840712                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 370409840712                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.422016                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.422016                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 146171.847873                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 146171.847873                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.883519                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24819104                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2629140                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.440009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.058736                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.824783                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999658                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        237709972                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       237709972                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      6485959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6485986                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      6485959                       # number of overall hits
system.cpu1.icache.overall_hits::total        6485986                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4974687                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4974687                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4974687                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4974687                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      6486008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6486037                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      6486008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6486037                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 101524.224490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97542.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 101524.224490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97542.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4958370                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4958370                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4958370                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4958370                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 101191.224490                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101191.224490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 101191.224490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101191.224490                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      6485959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6485986                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4974687                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4974687                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      6486008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6486037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 101524.224490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97542.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4958370                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4958370                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 101191.224490                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101191.224490                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.994825                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6486037                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         127177.196078                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.994825                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51888347                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51888347                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2542134                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      3422760                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       796058                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         87058                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        87057                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2542136                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7886911                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7887013                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    336497152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           336500416                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1590190                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              101772160                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4219384                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000052                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007237                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4219163     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 221      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4219384                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3501517977                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          11.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2626503867                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          8.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1035065                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1035065                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1035065                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1035065                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1594071                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1594129                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1594071                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1594129                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      4925736                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 369518057388                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 369522983124                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      4925736                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 369518057388                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 369522983124                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2629136                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2629194                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2629136                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2629194                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606310                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606319                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606310                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606319                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100525.224490                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 231807.778567                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 231802.434511                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100525.224490                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 231807.778567                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 231802.434511                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1590190                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1590190                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1594071                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1594120                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1594071                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1594120                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      4909419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 368987232744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 368992142163                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      4909419                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 368987232744                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 368992142163                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606310                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606315                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606310                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606315                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100192.224490                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 231474.779194                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 231470.743835                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100192.224490                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 231474.779194                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 231470.743835                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1590190                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2230291                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2230291                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2230291                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2230291                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       398337                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       398337                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       398337                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       398337                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        39599                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        39599                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        47458                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        47459                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4887023751                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4887023751                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        87057                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        87058                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.545137                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.545142                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 102975.762801                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102973.593017                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        47458                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        47458                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4871220570                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4871220570                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545137                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.545131                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102642.769818                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 102642.769818                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       995466                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       995466                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1546613                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1546670                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      4925736                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 364631033637                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 364635959373                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2542079                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2542136                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608405                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608414                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100525.224490                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 235761.003973                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 235755.500122                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1546613                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1546662                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      4909419                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 364116012174                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 364120921593                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608405                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608410                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 100192.224490                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 235428.004403                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 235423.719981                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4092.479211                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5257819                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1594286                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.297915                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.940779                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003133                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.012693                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.072339                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4091.450267                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000230                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998889                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999140                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          615                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3481                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        85719438                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       85719438                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31510489302                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31791.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31791.numOps                      0                       # Number of Ops committed
system.cpu1.thread31791.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42680759                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42680761                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42964577                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42964579                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7504334                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7504335                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7561986                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7561987                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  41684318577                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41684318577                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  41684318577                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41684318577                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185093                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185096                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526563                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526566                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149533                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149533                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149664                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149664                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5554.699268                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5554.698528                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5512.350668                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5512.349939                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        54850                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            182                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   301.373626                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529390                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529390                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4988624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4988624                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4988624                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4988624                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515710                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529902                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529902                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  18157936509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18157936509                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21473031762                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21473031762                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7217.817836                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7217.817836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8487.693105                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8487.693105                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529390                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42281006                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42281008                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7487598                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7487599                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  38151459684                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38151459684                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768604                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150448                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150448                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5095.286858                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5095.286177                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4988620                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4988620                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498978                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498978                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  14630688000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14630688000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5854.668589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5854.668589                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3532858893                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3532858893                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 211093.385098                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 211093.385098                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3527248509                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3527248509                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 210808.541059                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 210808.541059                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       283818                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       283818                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        57652                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        57652                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341470                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341470                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168835                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168835                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3315095253                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3315095253                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041561                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041561                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 233589.011626                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 233589.011626                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.668672                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45494482                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529902                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.982705                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052598616                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001392                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.667281                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999350                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999353                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406742430                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406742430                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356413                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356434                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356413                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356434                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          212                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          212                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     35496468                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35496468                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     35496468                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35496468                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356625                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356648                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356625                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356648                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.086957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.086957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 167436.169811                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165871.345794                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 167436.169811                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165871.345794                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     32943690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32943690                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     32943690                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32943690                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 173387.842105                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 173387.842105                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 173387.842105                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 173387.842105                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356434                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          212                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     35496468                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35496468                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356648                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 167436.169811                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165871.345794                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     32943690                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32943690                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 173387.842105                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 173387.842105                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          130.207748                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356626                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.093750                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   128.207748                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.250406                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.254312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162853376                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162853376                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513363                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        70764                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2502319                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513363                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589196                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589579                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323794688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323806912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43694                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2796416                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573788                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573570     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573788                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369381246                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527371432                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482325                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482325                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482325                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482325                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47576                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47768                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47576                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47768                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     32813820                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10615332042                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10648145862                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     32813820                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10615332042                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10648145862                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529901                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530093                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529901                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530093                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018880                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018880                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 173618.095238                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 223123.676686                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 222913.788771                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 173618.095238                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 223123.676686                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 222913.788771                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43693                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43693                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47576                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47765                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47576                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47765                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     32750883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10599489234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10632240117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     32750883                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10599489234                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10632240117                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018879                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018879                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 173285.095238                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 222790.676686                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 222594.789427                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 173285.095238                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 222790.676686                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 222594.789427                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43693                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        54998                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        54998                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        54998                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        54998                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2474391                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2474391                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2474391                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2474391                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        28638                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        28638                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        28638                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        28638                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3510044775                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3510044775                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 230242.359790                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 230242.359790                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3504968190                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3504968190                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 229909.359790                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 229909.359790                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480839                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480839                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32523                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     32813820                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7105287267                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7138101087                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513170                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513362                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012865                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012940                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 173618.095238                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 219767.012063                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 219478.556314                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32331                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32520                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     32750883                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7094521044                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7127271927                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012865                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012939                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 173285.095238                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 219434.012063                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 219165.803413                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3929.315880                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059482                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47789                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.871267                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.551543                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.350883                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.137889                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    11.454799                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3914.820766                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000623                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000086                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000034                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002797                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.955767                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.959306                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2667                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999517                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999517                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31510489302                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31791.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31791.numOps                      0                       # Number of Ops committed
system.cpu2.thread31791.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110659530                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110659534                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110660601                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110660605                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3249581                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3249586                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3271482                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3271487                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  15708782826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15708782826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  15708782826                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15708782826                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            9                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    113909111                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    113909120                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            9                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    113932083                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    113932092                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.555556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028528                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028528                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.555556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028714                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028714                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4834.094865                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4834.087427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4801.732923                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4801.725584                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1641126                       # number of writebacks
system.cpu3.dcache.writebacks::total          1641126                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1615242                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1615242                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1615242                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1615242                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1634339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1634339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1641640                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1641640                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7509324825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7509324825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7541178939                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7541178939                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014348                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014348                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014409                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014409                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4594.716778                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4594.716778                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4593.686155                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4593.686155                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1641126                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     72756978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72756982                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2924064                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2924068                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14074299612                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14074299612                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     75681042                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     75681050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038637                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038637                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4813.266608                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4813.260024                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1608783                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1608783                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1315281                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1315281                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6000081912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6000081912                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017379                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017379                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4561.825125                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4561.825125                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37902552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37902552                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       325517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       325518                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1634483214                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1634483214                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     38228069                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38228070                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5021.191563                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5021.176138                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       319058                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       319058                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1509242913                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1509242913                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008346                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4730.308950                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4730.308950                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1071                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1071                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        21901                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        21901                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        22972                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        22972                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953378                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953378                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7301                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7301                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     31854114                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     31854114                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317822                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317822                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4362.979592                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4362.979592                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.949564                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          112302251                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1641638                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.408657                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.887865                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   504.061698                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005640                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.984496                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990136                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        913098374                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       913098374                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           24                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43110445                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43110469                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           24                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43110445                       # number of overall hits
system.cpu3.icache.overall_hits::total       43110469                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          697                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           700                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          697                       # number of overall misses
system.cpu3.icache.overall_misses::total          700                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     67300965                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     67300965                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     67300965                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     67300965                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           27                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43111142                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43111169                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           27                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43111142                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43111169                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 96558.055954                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96144.235714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 96558.055954                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96144.235714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu3.icache.writebacks::total              169                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          626                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          626                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          626                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          626                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     58063212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     58063212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     58063212                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     58063212                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92752.734824                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 92752.734824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92752.734824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 92752.734824                       # average overall mshr miss latency
system.cpu3.icache.replacements                   169                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           24                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43110445                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43110469                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          697                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          700                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     67300965                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     67300965                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43111142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43111169                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 96558.055954                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96144.235714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          626                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          626                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     58063212                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     58063212                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 92752.734824                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 92752.734824                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          448.316584                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43111098                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              629                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         68539.106518                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   445.316584                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.869759                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.875618                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        344889981                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       344889981                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1323215                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       446671                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1194624                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        319052                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       319052                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1323215                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1420                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4924416                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4925836                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        50624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210096896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           210147520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            7                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    448                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1642274                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006273                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.078954                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1631972     99.37%     99.37% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               10302      0.63%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1642274                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2186528283                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         627366                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1639993698                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          164                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1640721                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1640885                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          164                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1640721                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1640885                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          455                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          912                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1375                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          455                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          912                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1375                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     57011265                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    154345167                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    211356432                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     57011265                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    154345167                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    211356432                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          619                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1641633                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1642260                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          619                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1641633                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1642260                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.735057                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000556                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000837                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.735057                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000556                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000837                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 125299.483516                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 169238.121711                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 153713.768727                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 125299.483516                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 169238.121711                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 153713.768727                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          451                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          912                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1363                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          451                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          912                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     56474469                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    154041471                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    210515940                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     56474469                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    154041471                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    210515940                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.728595                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000556                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000830                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.728595                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000556                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000830                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 125220.552106                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 168905.121711                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 154450.432869                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 125220.552106                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 168905.121711                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 154450.432869                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       446671                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       446671                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       446671                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       446671                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1189446                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1189446                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1189446                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1189446                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       318675                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       318675                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          376                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          377                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     77923998                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     77923998                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       319051                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       319052                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001178                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001182                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 207244.675532                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 206694.954907                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          376                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          376                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     77798790                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     77798790                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001178                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001178                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 206911.675532                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 206911.675532                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          164                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1322046                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1322210                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          455                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          536                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          998                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     57011265                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     76421169                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    133432434                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          619                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1322582                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1323208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.735057                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000405                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000754                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 125299.483516                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 142576.807836                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 133699.833667                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          536                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          987                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     56474469                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     76242681                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    132717150                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.728595                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000405                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000746                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 125220.552106                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 142243.807836                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 134465.197568                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1193.194590                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3278380                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1371                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2391.232677                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   447.467425                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   737.727166                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.109245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.180109                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.291307                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1371                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1265                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.334717                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        52455515                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       52455515                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052607274                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31510489302                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1629835                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2374447                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        467431                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            445709                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              63338                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             63337                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1629837                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       145421                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4778224                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2742                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5065404                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      6112896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    203782080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        87744                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                215822528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1608532                       # Total snoops (count)
system.l3bus.snoopTraffic                    74420672                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3335116                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3335116    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3335116                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1708328323                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            33232734                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          1061720102                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               3.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31812487                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              908090                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         3675                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         1313                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4988                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         3675                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         1313                       # number of overall hits
system.l3cache.overall_hits::total               4988                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        46048                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1594071                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        46263                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          451                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          912                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1688187                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        46048                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1594071                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        46263                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          451                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          912                       # number of overall misses
system.l3cache.overall_misses::total          1688187                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     32220746                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9553320680                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      4713282                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 362520366791                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     31990977                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10388608247                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     54668277                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    150369475                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 382736258475                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     32220746                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9553320680                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      4713282                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 362520366791                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     31990977                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10388608247                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     54668277                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    150369475                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 382736258475                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        49723                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1594071                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47576                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          451                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          912                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1693175                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        49723                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1594071                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47576                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          451                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          912                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1693175                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.926091                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.972402                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.997054                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.926091                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.972402                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.997054                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 183072.420455                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 207464.399757                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 96189.428571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 227417.954904                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 169264.428571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 224555.438407                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 121215.691796                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 164878.810307                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 226714.373748                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 183072.420455                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 207464.399757                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 96189.428571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 227417.954904                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 169264.428571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 224555.438407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 121215.691796                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 164878.810307                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 226714.373748                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1162823                       # number of writebacks
system.l3cache.writebacks::total              1162823                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        46048                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1594071                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        46263                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          451                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          912                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1688159                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        46048                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1594071                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        46263                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          451                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          912                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1688159                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     31048586                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   9246641000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      4386942                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 351903873911                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     30732237                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10080496667                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     51664617                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    144295555                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 371493139515                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     31048586                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   9246641000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      4386942                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 351903873911                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     30732237                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10080496667                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     51664617                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    144295555                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 371493139515                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.926091                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.972402                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.997038                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.926091                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.972402                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.997038                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 176412.420455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 200804.399757                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89529.428571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 220757.967437                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 162604.428571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 217895.438407                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 114555.691796                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 158218.810307                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 220058.145894                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 176412.420455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 200804.399757                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89529.428571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 220757.967437                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 162604.428571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 217895.438407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 114555.691796                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 158218.810307                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 220058.145894                       # average overall mshr miss latency
system.l3cache.replacements                   1608532                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1211624                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1211624                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1211624                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1211624                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       467431                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       467431                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       467431                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       467431                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17649                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        17649                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data          126                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          891                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1017                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          131                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        47458                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        14354                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          376                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          62321                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     28195774                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4681511766                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3431053799                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     76278973                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   8217040312                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          257                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        47458                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15245                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          376                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        63338                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.509728                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.941555                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.983943                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 215234.916031                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98645.365713                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 239031.196809                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 202869.609043                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 131850.264149                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          131                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        47458                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        14354                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          376                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        62319                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     27323314                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4365448146                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3335456159                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     73774813                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7802002432                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.509728                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.941555                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.983912                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 208574.916031                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91985.506047                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 232371.196809                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 196209.609043                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 125194.602481                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3549                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          422                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3971                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45917                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1546613                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31909                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          536                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1625866                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     32220746                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   9525124906                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      4713282                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 357838855025                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     31990977                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6957554448                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     54668277                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     74090502                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 374519218163                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        49466                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1546613                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          451                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          536                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1629837                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.928254                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.986948                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.997564                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 183072.420455                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 207442.230677                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 96189.428571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 231369.356798                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 169264.428571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 218043.638096                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 121215.691796                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 138228.548507                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 230350.605870                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45917                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1546613                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31909                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          536                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1625840                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     31048586                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   9219317686                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      4386942                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 347538425765                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     30732237                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6745040508                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     51664617                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     70520742                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 363691137083                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.928254                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.986948                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997548                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 176412.420455                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 200782.230677                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89529.428571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 224709.365410                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 162604.428571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 211383.638096                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 114555.691796                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 131568.548507                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 223694.297768                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64611.021141                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1684043                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1679055                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.002971                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719089724453                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64611.021141                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.985886                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.985886                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65535                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          638                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5577                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51162                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         8158                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999985                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             55634751                       # Number of tag accesses
system.l3cache.tags.data_accesses            55634751                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1162823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     46047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1594071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     46263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000024024008                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72639                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72640                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2394874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1112684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1688159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1162823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1688159                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1162823                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      11.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      67.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1688159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1162823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   83887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   94066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  107463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  148861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  148757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  128985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 117831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 103911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  86099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  52897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  38287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  53237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  70500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  88681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 108392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 124330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 123751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  63085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  53718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  44800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  36082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  28569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  22696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  18058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  14845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  12374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  10339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   8836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   7951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   4616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   3963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   3785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   3422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   3297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  4898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  5373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  5499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  5478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  5248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  5136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  5163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  5087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  3925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                    77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        72640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.240019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.203857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.045734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        72639    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.133997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72374     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      0.13%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              114      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72639                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               108042176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             74420672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3428.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2361.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31510239552                       # Total gap between requests
system.mem_ctrls.avgGap                      11052.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2947008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    102020352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2960832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        58368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     74416064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 357468.142237564316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 93524633.781892761588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 99522.380509321883                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3237662082.729259490967                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 383872.039107384451                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 93963344.683729767799                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 916012.114483758574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1852334.918867378728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2361627499.175398826599                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        46048                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1594071                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        46263                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1162823                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     24438352                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   7518072656                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      2550914                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 291923375275                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     23642246                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   8343132873                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     34763611                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    110097115                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2111807570573                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    138854.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    163266.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     52059.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    183130.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    125091.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    180341.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     77081.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    120720.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1816104.06                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           959300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7979                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      910                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  24037                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2947072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    102020352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2960832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        58368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     108043776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     74420672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     74420672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        46048                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1594068                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        46263                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1688184                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1162823                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1162823                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        14217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        10155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       357468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     93526665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        99522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   3237662083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       383872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     93963345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       916012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1852335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3428818172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       357468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        99522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       383872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       916012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1777185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2361773736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2361773736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2361773736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        14217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        10155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       357468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     93526665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        99522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   3237662083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       383872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     93963345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       916012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1852335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5790591908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1688155                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1162751                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        52749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        53162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        54054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        52726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        52888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        52749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        51808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        52593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        52909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        53142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        52439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        52074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        52282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        52045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        52791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        52461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        52702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        53594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        52544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        51918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        52313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        53135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        53623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        53084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        52479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        53243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        52555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        52616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        53028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        52951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        36025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        36804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        36360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        37010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        36007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        36095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        36000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        35753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        36212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        36667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        36511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        36207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        35874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        35999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        36063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        35748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        36724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        36317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        36344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        37267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        36541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        35608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        36163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        36699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        36868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        36569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        36160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        37066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        36347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        36136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        36510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        36097                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            278450865782                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5624932460                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       307980073042                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               164943.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          182435.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1317063                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             574486                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       959357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   190.187786                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.965944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.605991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       508552     53.01%     53.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       254196     26.50%     79.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        73805      7.69%     87.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        29283      3.05%     90.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18563      1.93%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13111      1.37%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9399      0.98%     94.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7413      0.77%     95.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        45035      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       959357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             108041920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           74416064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3428.759271                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2361.627499                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   30.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2991996562.463995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3977821070.865587                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7100914737.504004                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4370194982.495998                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11234027178.963730                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26577048226.680138                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 149367237.196795                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  56401369996.171326                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1789.923025                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67599                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2837911302                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28672510401                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1625864                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1162823                       # Transaction distribution
system.membus.trans_dist::CleanEvict           445709                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62321                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62320                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1625866                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4984904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4984904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4984904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    182464448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    182464448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               182464448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1688188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1688188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1688188                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2646694919                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3090465797                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       22509617                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     14814648                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         5490                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4763472                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4763136                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992946                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2365998                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2366023                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2364988                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         1035                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       195169                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         5068                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     94547244                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.757342                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.682284                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     35927003     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9676989     10.24%     48.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1807679      1.91%     50.15% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3597917      3.81%     53.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2352720      2.49%     56.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1444708      1.53%     57.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       642152      0.68%     58.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2111744      2.23%     60.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36986332     39.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     94547244                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    223967673                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     355246294                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           99275332                       # Number of memory references committed
system.switch_cpus0.commit.loads             74437181                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22479519                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         167074683                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          252542504                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2364684                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3433      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    173329858     48.79%     48.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       598062      0.17%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8862328      2.49%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5909752      1.66%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4137032      1.16%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24787088      6.98%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4132529      1.16%     62.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2950474      0.83%     63.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     30083229      8.47%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1177177      0.33%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     28380070      7.99%     80.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     10656746      3.00%     83.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     46057111     12.96%     96.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     14181405      3.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    355246294                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36986332                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4688186                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     42172075                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38961113                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      8748537                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          6676                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4758702                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          435                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     355535566                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2065                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74471386                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           24844319                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29886                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  522                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        23816                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             224272779                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           22509617                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      9494122                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             94545676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          14196                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         26046534                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     94576590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.761005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.603524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37283098     39.42%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3657051      3.87%     43.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3493387      3.69%     46.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6757112      7.14%     54.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2300199      2.43%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2327246      2.46%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1849528      1.96%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2418102      2.56%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        34490867     36.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     94576590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.237880                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.370094                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           26046534                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   12                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            8182298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          49192                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1795                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         14704                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31510500291                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          6676                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8849976                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       24534183                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         43488358                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     17697394                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     355497921                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       521543                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5259397                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       9039266                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         49071                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    371581489                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          888361251                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       369409473                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        263905758                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    371299999                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          281338                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         45974482                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               413002375                       # The number of ROB reads
system.switch_cpus0.rob.writes              710912580                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        223967673                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          355246294                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         472933                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       472919                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1612                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       165332                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         165330                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998790                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts        70248                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         1611                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     94607493                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.864206                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.233980                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     76555684     80.92%     80.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5224703      5.52%     86.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2196920      2.32%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1382545      1.46%     90.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       911089      0.96%     91.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       434855      0.46%     91.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       385073      0.41%     92.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       267894      0.28%     92.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7248730      7.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     94607493                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     74371731                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      81760345                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           32084810                       # Number of memory references committed
system.switch_cpus1.commit.loads             22937230                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            471671                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          70776660                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           36929222                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     11882744     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23257103     28.45%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       459021      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14076667     17.22%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      6139273      7.51%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16797957     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      9147580     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     81760345                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7248730                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1307887                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     82875121                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles          7604472                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2828029                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          1891                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       164159                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts      81842477                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           22978582                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            9148748                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24396                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  529                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         6966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              74525126                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             472933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       165337                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             94608578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           3784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines          6486008                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     94617436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.865856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.273070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        80975125     85.58%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1          733048      0.77%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          578038      0.61%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3          788044      0.83%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1468885      1.55%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1847697      1.95%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1149548      1.21%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          955880      1.01%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8         6121171      6.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     94617436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.004998                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.787575                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            6486008                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2741041                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          44743                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          599                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         12892                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       1227198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31510500291                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          1891                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2543697                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       27603463                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles          9158216                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55310133                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts      81834904                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       5409667                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      45084071                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       7764437                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands     73466922                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          248674721                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups        74736957                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        136646422                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps     73403096                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps           63811                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         14946252                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               169189356                       # The number of ROB reads
system.switch_cpus1.rob.writes              163671159                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         74371731                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           81760345                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876467                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683454                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117261                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251524                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251324                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998049                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14375                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7794                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          219                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123115                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117196                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     93570661                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.522096                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.456017                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     16252932     17.37%     17.37% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350302     20.68%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104017      0.11%     38.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702726     10.37%     48.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154657      0.17%     48.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340938      0.36%     49.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21785      0.02%     49.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131462      9.76%     58.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511842     41.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     93570661                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404662                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133346                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511842                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6887688                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     32968517                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803797                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733716                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174348                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144528                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434231596                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264282                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292324                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258431079                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876467                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273274                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             94241729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348826                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356625                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     94568067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.654335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.581780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        24244270     25.64%     25.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186919      9.71%     35.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          792019      0.84%     36.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985161      8.44%     44.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709339      1.81%     46.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997011      1.05%     47.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946216      1.00%     48.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731763      1.83%     50.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975369     49.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     94568067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.315732                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.731076                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356625                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153923                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032659                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888907                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           182                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31510500291                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174348                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13363994                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        4314330                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          376                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48019589                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     28695429                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900128                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13741                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12310447                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         63780                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      10993189                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897960                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025813252                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381686723                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806775                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655898                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69012241                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               484575094                       # The number of ROB reads
system.switch_cpus2.rob.writes              861514788                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       49823126                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31007416                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1005449                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21196092                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       20784486                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.058104                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        7871124                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2736283                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2552892                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       183391                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       114962                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     50084488                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       939242                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     87803782                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.857289                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.283757                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15259829     17.38%     17.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6909096      7.87%     25.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4826412      5.50%     30.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9625559     10.96%     41.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3057934      3.48%     45.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2138961      2.44%     47.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3246115      3.70%     51.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3272466      3.73%     55.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     39467410     44.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     87803782                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    236684514                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     426488370                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          125124700                       # Number of memory references committed
system.switch_cpus3.commit.loads             86896627                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          41912675                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          88778568                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          374672134                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6566717                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2284706      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    254352074     59.64%     60.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       893982      0.21%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       967856      0.23%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2783394      0.65%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        76137      0.02%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     16269664      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        58401      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7026313      1.65%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       563838      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16056726      3.76%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        30579      0.01%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     53638989     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     32306466      7.57%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     33257638      7.80%     98.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      5921607      1.39%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    426488370                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     39467410                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5650220                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     14459898                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         67692280                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5768329                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        953646                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     20198551                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        66733                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     494577929                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       402944                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           93356447                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           40358836                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               616340                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               103083                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       944695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             279806481                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           49823126                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     31208502                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92559828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2039706                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         43111142                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     94524376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.358636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.946869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11094826     11.74%     11.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3975962      4.21%     15.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6271756      6.64%     22.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4121452      4.36%     26.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11420461     12.08%     39.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3096011      3.28%     42.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8077007      8.54%     50.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3721236      3.94%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        42745665     45.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     94524376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.526526                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.956970                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43111142                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   58                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750563096576                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           17383266                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       10805501                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         5585                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        16346                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4674976                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        57201                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31510500291                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        953646                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8479450                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6281217                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70543992                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8266056                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     488500472                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        35376                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2229500                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1705839                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2907072                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    494289020                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1286831061                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       683127062                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        149564490                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    430963532                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        63325375                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         21830539                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               524909230                       # The number of ROB reads
system.switch_cpus3.rob.writes              959874743                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        236684514                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          426488370                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
