{
  "module_name": "rt5631.h",
  "hash_id": "b5dea3e26a7d7f6b8f280488a404d0e5e5d5c34b9ad53b79d78011ec91747a22",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5631.h",
  "human_readable_source": " \n#ifndef __RTCODEC5631_H__\n#define __RTCODEC5631_H__\n\n\n#define RT5631_RESET\t\t\t\t0x00\n#define RT5631_SPK_OUT_VOL\t\t\t0x02\n#define RT5631_HP_OUT_VOL\t\t\t0x04\n#define RT5631_MONO_AXO_1_2_VOL\t\t0x06\n#define RT5631_AUX_IN_VOL\t\t\t0x0A\n#define RT5631_STEREO_DAC_VOL_1\t\t0x0C\n#define RT5631_MIC_CTRL_1\t\t\t0x0E\n#define RT5631_STEREO_DAC_VOL_2\t\t0x10\n#define RT5631_ADC_CTRL_1\t\t\t0x12\n#define RT5631_ADC_REC_MIXER\t\t\t0x14\n#define RT5631_ADC_CTRL_2\t\t\t0x16\n#define RT5631_VDAC_DIG_VOL\t\t\t0x18\n#define RT5631_OUTMIXER_L_CTRL\t\t\t0x1A\n#define RT5631_OUTMIXER_R_CTRL\t\t\t0x1C\n#define RT5631_AXO1MIXER_CTRL\t\t\t0x1E\n#define RT5631_AXO2MIXER_CTRL\t\t\t0x20\n#define RT5631_MIC_CTRL_2\t\t\t0x22\n#define RT5631_DIG_MIC_CTRL\t\t\t0x24\n#define RT5631_MONO_INPUT_VOL\t\t\t0x26\n#define RT5631_SPK_MIXER_CTRL\t\t\t0x28\n#define RT5631_SPK_MONO_OUT_CTRL\t\t0x2A\n#define RT5631_SPK_MONO_HP_OUT_CTRL\t\t0x2C\n#define RT5631_SDP_CTRL\t\t\t\t0x34\n#define RT5631_MONO_SDP_CTRL\t\t\t0x36\n#define RT5631_STEREO_AD_DA_CLK_CTRL\t\t0x38\n#define RT5631_PWR_MANAG_ADD1\t\t0x3A\n#define RT5631_PWR_MANAG_ADD2\t\t0x3B\n#define RT5631_PWR_MANAG_ADD3\t\t0x3C\n#define RT5631_PWR_MANAG_ADD4\t\t0x3E\n#define RT5631_GEN_PUR_CTRL_REG\t\t0x40\n#define RT5631_GLOBAL_CLK_CTRL\t\t\t0x42\n#define RT5631_PLL_CTRL\t\t\t\t0x44\n#define RT5631_INT_ST_IRQ_CTRL_1\t\t0x48\n#define RT5631_INT_ST_IRQ_CTRL_2\t\t0x4A\n#define RT5631_GPIO_CTRL\t\t\t0x4C\n#define RT5631_MISC_CTRL\t\t\t0x52\n#define RT5631_DEPOP_FUN_CTRL_1\t\t0x54\n#define RT5631_DEPOP_FUN_CTRL_2\t\t0x56\n#define RT5631_JACK_DET_CTRL\t\t\t0x5A\n#define RT5631_SOFT_VOL_CTRL\t\t\t0x5C\n#define RT5631_ALC_CTRL_1\t\t\t0x64\n#define RT5631_ALC_CTRL_2\t\t\t0x65\n#define RT5631_ALC_CTRL_3\t\t\t0x66\n#define RT5631_PSEUDO_SPATL_CTRL\t\t0x68\n#define RT5631_INDEX_ADD\t\t\t0x6A\n#define RT5631_INDEX_DATA\t\t\t0x6C\n#define RT5631_EQ_CTRL\t\t\t\t0x6E\n#define RT5631_VENDOR_ID\t\t\t0x7A\n#define RT5631_VENDOR_ID1\t\t\t0x7C\n#define RT5631_VENDOR_ID2\t\t\t0x7E\n\n \n#define RT5631_EQ_BW_LOP\t\t\t0x00\n#define RT5631_EQ_GAIN_LOP\t\t\t0x01\n#define RT5631_EQ_FC_BP1\t\t\t0x02\n#define RT5631_EQ_BW_BP1\t\t\t0x03\n#define RT5631_EQ_GAIN_BP1\t\t\t0x04\n#define RT5631_EQ_FC_BP2\t\t\t0x05\n#define RT5631_EQ_BW_BP2\t\t\t0x06\n#define RT5631_EQ_GAIN_BP2\t\t\t0x07\n#define RT5631_EQ_FC_BP3\t\t\t0x08\n#define RT5631_EQ_BW_BP3\t\t\t0x09\n#define RT5631_EQ_GAIN_BP3\t\t\t0x0a\n#define RT5631_EQ_BW_HIP\t\t\t0x0b\n#define RT5631_EQ_GAIN_HIP\t\t\t0x0c\n#define RT5631_EQ_HPF_A1\t\t\t0x0d\n#define RT5631_EQ_HPF_A2\t\t\t0x0e\n#define RT5631_EQ_HPF_GAIN\t\t\t0x0f\n#define RT5631_EQ_PRE_VOL_CTRL\t\t\t0x11\n#define RT5631_EQ_POST_VOL_CTRL\t\t0x12\n#define RT5631_TEST_MODE_CTRL\t\t\t0x39\n#define RT5631_CP_INTL_REG2\t\t\t0x45\n#define RT5631_ADDA_MIXER_INTL_REG3\t\t0x52\n#define RT5631_SPK_INTL_CTRL\t\t\t0x56\n\n\n \n#define RT5631_L_MUTE\t\t\t\t\t(0x1 << 15)\n#define RT5631_L_MUTE_SHIFT\t\t\t\t15\n#define RT5631_L_EN\t\t\t\t\t(0x1 << 14)\n#define RT5631_L_EN_SHIFT\t\t\t\t14\n#define RT5631_R_MUTE\t\t\t\t\t(0x1 << 7)\n#define RT5631_R_MUTE_SHIFT\t\t\t\t7\n#define RT5631_R_EN\t\t\t\t\t(0x1 << 6)\n#define RT5631_R_EN_SHIFT\t\t\t\t6\n#define RT5631_VOL_MASK\t\t\t\t0x1f\n#define RT5631_L_VOL_SHIFT\t\t\t\t8\n#define RT5631_R_VOL_SHIFT\t\t\t\t0\n\n \n#define RT5631_SPK_L_VOL_SEL_MASK\t\t\t(0x1 << 14)\n#define RT5631_SPK_L_VOL_SEL_VMID\t\t\t(0x0 << 14)\n#define RT5631_SPK_L_VOL_SEL_SPKMIX_L\t\t\t(0x1 << 14)\n#define RT5631_SPK_R_VOL_SEL_MASK\t\t\t(0x1 << 6)\n#define RT5631_SPK_R_VOL_SEL_VMID\t\t\t(0x0 << 6)\n#define RT5631_SPK_R_VOL_SEL_SPKMIX_R\t\t\t(0x1 << 6)\n\n \n#define RT5631_HP_L_VOL_SEL_MASK\t\t\t(0x1 << 14)\n#define RT5631_HP_L_VOL_SEL_VMID\t\t\t(0x0 << 14)\n#define RT5631_HP_L_VOL_SEL_OUTMIX_L\t\t\t(0x1 << 14)\n#define RT5631_HP_R_VOL_SEL_MASK\t\t\t(0x1 << 6)\n#define RT5631_HP_R_VOL_SEL_VMID\t\t\t(0x0 << 6)\n#define RT5631_HP_R_VOL_SEL_OUTMIX_R\t\t\t(0x1 << 6)\n\n \n#define RT5631_AUXOUT_1_VOL_SEL_MASK\t\t\t(0x1 << 14)\n#define RT5631_AUXOUT_1_VOL_SEL_VMID\t\t\t(0x0 << 14)\n#define RT5631_AUXOUT_1_VOL_SEL_OUTMIX_L\t\t(0x1 << 14)\n#define RT5631_MUTE_MONO\t\t\t\t(0x1 << 13)\n#define RT5631_MUTE_MONO_SHIFT\t\t\t13\n#define RT5631_AUXOUT_2_VOL_SEL_MASK\t\t\t(0x1 << 6)\n#define RT5631_AUXOUT_2_VOL_SEL_VMID\t\t\t(0x0 << 6)\n#define RT5631_AUXOUT_2_VOL_SEL_OUTMIX_R\t\t(0x1 << 6)\n\n \n#define RT5631_MIC1_DIFF_INPUT_CTRL\t\t\t(0x1 << 15)\n#define RT5631_MIC1_DIFF_INPUT_SHIFT\t\t\t15\n#define RT5631_MIC2_DIFF_INPUT_CTRL\t\t\t(0x1 << 7)\n#define RT5631_MIC2_DIFF_INPUT_SHIFT\t\t\t7\n\n \n#define RT5631_DAC_VOL_MASK\t\t\t\t0xff\n\n \n#define RT5631_M_OUTMIXER_L_TO_RECMIXER_L\t\t(0x1 << 15)\n#define RT5631_M_OUTMIXL_RECMIXL_BIT\t\t\t15\n#define RT5631_M_MIC1_TO_RECMIXER_L\t\t\t(0x1 << 14)\n#define RT5631_M_MIC1_RECMIXL_BIT\t\t\t14\n#define RT5631_M_AXIL_TO_RECMIXER_L\t\t\t(0x1 << 13)\n#define RT5631_M_AXIL_RECMIXL_BIT\t\t\t13\n#define RT5631_M_MONO_IN_TO_RECMIXER_L\t\t(0x1 << 12)\n#define RT5631_M_MONO_IN_RECMIXL_BIT\t\t\t12\n#define RT5631_M_OUTMIXER_R_TO_RECMIXER_R\t\t(0x1 << 7)\n#define RT5631_M_OUTMIXR_RECMIXR_BIT\t\t\t7\n#define RT5631_M_MIC2_TO_RECMIXER_R\t\t\t(0x1 << 6)\n#define RT5631_M_MIC2_RECMIXR_BIT\t\t\t6\n#define RT5631_M_AXIR_TO_RECMIXER_R\t\t\t(0x1 << 5)\n#define RT5631_M_AXIR_RECMIXR_BIT\t\t\t5\n#define RT5631_M_MONO_IN_TO_RECMIXER_R\t\t(0x1 << 4)\n#define RT5631_M_MONO_IN_RECMIXR_BIT\t\t\t4\n\n \n#define RT5631_M_RECMIXER_L_TO_OUTMIXER_L\t\t(0x1 << 15)\n#define RT5631_M_RECMIXL_OUTMIXL_BIT\t\t\t15\n#define RT5631_M_RECMIXER_R_TO_OUTMIXER_L\t\t(0x1 << 14)\n#define RT5631_M_RECMIXR_OUTMIXL_BIT\t\t\t14\n#define RT5631_M_DAC_L_TO_OUTMIXER_L\t\t\t(0x1 << 13)\n#define RT5631_M_DACL_OUTMIXL_BIT\t\t\t13\n#define RT5631_M_MIC1_TO_OUTMIXER_L\t\t\t(0x1 << 12)\n#define RT5631_M_MIC1_OUTMIXL_BIT\t\t\t12\n#define RT5631_M_MIC2_TO_OUTMIXER_L\t\t\t(0x1 << 11)\n#define RT5631_M_MIC2_OUTMIXL_BIT\t\t\t11\n#define RT5631_M_MONO_IN_P_TO_OUTMIXER_L\t\t(0x1 << 10)\n#define RT5631_M_MONO_INP_OUTMIXL_BIT\t\t10\n#define RT5631_M_AXIL_TO_OUTMIXER_L\t\t\t(0x1 << 9)\n#define RT5631_M_AXIL_OUTMIXL_BIT\t\t\t9\n#define RT5631_M_AXIR_TO_OUTMIXER_L\t\t\t(0x1 << 8)\n#define RT5631_M_AXIR_OUTMIXL_BIT\t\t\t8\n#define RT5631_M_VDAC_TO_OUTMIXER_L\t\t\t(0x1 << 7)\n#define RT5631_M_VDAC_OUTMIXL_BIT\t\t\t7\n\n \n#define RT5631_M_RECMIXER_L_TO_OUTMIXER_R\t\t(0x1 << 15)\n#define RT5631_M_RECMIXL_OUTMIXR_BIT\t\t\t15\n#define RT5631_M_RECMIXER_R_TO_OUTMIXER_R\t\t(0x1 << 14)\n#define RT5631_M_RECMIXR_OUTMIXR_BIT\t\t\t14\n#define RT5631_M_DAC_R_TO_OUTMIXER_R\t\t\t(0x1 << 13)\n#define RT5631_M_DACR_OUTMIXR_BIT\t\t\t13\n#define RT5631_M_MIC1_TO_OUTMIXER_R\t\t\t(0x1 << 12)\n#define RT5631_M_MIC1_OUTMIXR_BIT\t\t\t12\n#define RT5631_M_MIC2_TO_OUTMIXER_R\t\t\t(0x1 << 11)\n#define RT5631_M_MIC2_OUTMIXR_BIT\t\t\t11\n#define RT5631_M_MONO_IN_N_TO_OUTMIXER_R\t\t(0x1 << 10)\n#define RT5631_M_MONO_INN_OUTMIXR_BIT\t\t10\n#define RT5631_M_AXIL_TO_OUTMIXER_R\t\t\t(0x1 << 9)\n#define RT5631_M_AXIL_OUTMIXR_BIT\t\t\t9\n#define RT5631_M_AXIR_TO_OUTMIXER_R\t\t\t(0x1 << 8)\n#define RT5631_M_AXIR_OUTMIXR_BIT\t\t\t8\n#define RT5631_M_VDAC_TO_OUTMIXER_R\t\t\t(0x1 << 7)\n#define RT5631_M_VDAC_OUTMIXR_BIT\t\t\t7\n\n \n#define RT5631_M_MIC1_TO_AXO1MIXER\t\t\t(0x1 << 15)\n#define RT5631_M_MIC1_AXO1MIX_BIT\t\t\t15\n#define RT5631_M_MIC2_TO_AXO1MIXER\t\t\t(0x1 << 11)\n#define RT5631_M_MIC2_AXO1MIX_BIT\t\t\t11\n#define RT5631_M_OUTMIXER_L_TO_AXO1MIXER\t\t(0x1 << 7)\n#define RT5631_M_OUTMIXL_AXO1MIX_BIT\t\t\t7\n#define RT5631_M_OUTMIXER_R_TO_AXO1MIXER\t\t(0x1 << 6)\n#define RT5631_M_OUTMIXR_AXO1MIX_BIT\t\t\t6\n\n \n#define RT5631_M_MIC1_TO_AXO2MIXER\t\t\t(0x1 << 15)\n#define RT5631_M_MIC1_AXO2MIX_BIT\t\t\t15\n#define RT5631_M_MIC2_TO_AXO2MIXER\t\t\t(0x1 << 11)\n#define RT5631_M_MIC2_AXO2MIX_BIT\t\t\t11\n#define RT5631_M_OUTMIXER_L_TO_AXO2MIXER\t\t(0x1 << 7)\n#define RT5631_M_OUTMIXL_AXO2MIX_BIT\t\t\t7\n#define RT5631_M_OUTMIXER_R_TO_AXO2MIXER\t\t(0x1 << 6)\n#define RT5631_M_OUTMIXR_AXO2MIX_BIT\t\t\t6\n\n \n#define RT5631_MIC_BIAS_90_PRECNET_AVDD 1\n#define RT5631_MIC_BIAS_75_PRECNET_AVDD 2\n\n#define RT5631_MIC1_BOOST_CTRL_MASK\t\t\t(0xf << 12)\n#define RT5631_MIC1_BOOST_CTRL_BYPASS\t\t(0x0 << 12)\n#define RT5631_MIC1_BOOST_CTRL_20DB\t\t\t(0x1 << 12)\n#define RT5631_MIC1_BOOST_CTRL_24DB\t\t\t(0x2 << 12)\n#define RT5631_MIC1_BOOST_CTRL_30DB\t\t\t(0x3 << 12)\n#define RT5631_MIC1_BOOST_CTRL_35DB\t\t\t(0x4 << 12)\n#define RT5631_MIC1_BOOST_CTRL_40DB\t\t\t(0x5 << 12)\n#define RT5631_MIC1_BOOST_CTRL_34DB\t\t\t(0x6 << 12)\n#define RT5631_MIC1_BOOST_CTRL_50DB\t\t\t(0x7 << 12)\n#define RT5631_MIC1_BOOST_CTRL_52DB\t\t\t(0x8 << 12)\n#define RT5631_MIC1_BOOST_SHIFT\t\t\t12\n\n#define RT5631_MIC2_BOOST_CTRL_MASK\t\t\t(0xf << 8)\n#define RT5631_MIC2_BOOST_CTRL_BYPASS\t\t(0x0 << 8)\n#define RT5631_MIC2_BOOST_CTRL_20DB\t\t\t(0x1 << 8)\n#define RT5631_MIC2_BOOST_CTRL_24DB\t\t\t(0x2 << 8)\n#define RT5631_MIC2_BOOST_CTRL_30DB\t\t\t(0x3 << 8)\n#define RT5631_MIC2_BOOST_CTRL_35DB\t\t\t(0x4 << 8)\n#define RT5631_MIC2_BOOST_CTRL_40DB\t\t\t(0x5 << 8)\n#define RT5631_MIC2_BOOST_CTRL_34DB\t\t\t(0x6 << 8)\n#define RT5631_MIC2_BOOST_CTRL_50DB\t\t\t(0x7 << 8)\n#define RT5631_MIC2_BOOST_CTRL_52DB\t\t\t(0x8 << 8)\n#define RT5631_MIC2_BOOST_SHIFT\t\t\t8\n\n#define RT5631_MICBIAS1_VOLT_CTRL_MASK\t\t(0x1 << 7)\n#define RT5631_MICBIAS1_VOLT_CTRL_90P\t\t\t(0x0 << 7)\n#define RT5631_MICBIAS1_VOLT_CTRL_75P\t\t\t(0x1 << 7)\n\n#define RT5631_MICBIAS1_S_C_DET_MASK\t\t\t(0x1 << 6)\n#define RT5631_MICBIAS1_S_C_DET_DIS\t\t\t(0x0 << 6)\n#define RT5631_MICBIAS1_S_C_DET_ENA\t\t\t(0x1 << 6)\n\n#define RT5631_MICBIAS1_SHORT_CURR_DET_MASK\t\t(0x3 << 4)\n#define RT5631_MICBIAS1_SHORT_CURR_DET_600UA\t(0x0 << 4)\n#define RT5631_MICBIAS1_SHORT_CURR_DET_1500UA\t(0x1 << 4)\n#define RT5631_MICBIAS1_SHORT_CURR_DET_2000UA\t(0x2 << 4)\n\n#define RT5631_MICBIAS2_VOLT_CTRL_MASK\t\t(0x1 << 3)\n#define RT5631_MICBIAS2_VOLT_CTRL_90P\t\t\t(0x0 << 3)\n#define RT5631_MICBIAS2_VOLT_CTRL_75P\t\t\t(0x1 << 3)\n\n#define RT5631_MICBIAS2_S_C_DET_MASK\t\t\t(0x1 << 2)\n#define RT5631_MICBIAS2_S_C_DET_DIS\t\t\t(0x0 << 2)\n#define RT5631_MICBIAS2_S_C_DET_ENA\t\t\t(0x1 << 2)\n\n#define RT5631_MICBIAS2_SHORT_CURR_DET_MASK\t\t(0x3)\n#define RT5631_MICBIAS2_SHORT_CURR_DET_600UA\t(0x0)\n#define RT5631_MICBIAS2_SHORT_CURR_DET_1500UA\t(0x1)\n#define RT5631_MICBIAS2_SHORT_CURR_DET_2000UA\t(0x2)\n\n\n \n#define RT5631_DMIC_ENA_MASK\t\t\t\t(0x1 << 15)\n#define RT5631_DMIC_ENA_SHIFT\t\t\t\t15\n \n#define RT5631_DMIC_ENA\t\t\t\t(0x1 << 15)\n \n#define RT5631_DMIC_DIS\t\t\t\t\t(0x0 << 15)\n#define RT5631_DMIC_L_CH_MUTE\t\t\t\t(0x1 << 13)\n#define RT5631_DMIC_L_CH_MUTE_SHIFT\t\t\t13\n#define RT5631_DMIC_R_CH_MUTE\t\t\t\t(0x1 << 12)\n#define RT5631_DMIC_R_CH_MUTE_SHIFT\t\t\t12\n#define RT5631_DMIC_L_CH_LATCH_MASK\t\t\t(0x1 << 9)\n#define RT5631_DMIC_L_CH_LATCH_RISING\t\t\t(0x1 << 9)\n#define RT5631_DMIC_L_CH_LATCH_FALLING\t\t(0x0 << 9)\n#define RT5631_DMIC_R_CH_LATCH_MASK\t\t\t(0x1 << 8)\n#define RT5631_DMIC_R_CH_LATCH_RISING\t\t\t(0x1 << 8)\n#define RT5631_DMIC_R_CH_LATCH_FALLING\t\t(0x0 << 8)\n#define RT5631_DMIC_CLK_CTRL_MASK\t\t\t(0x3 << 4)\n#define RT5631_DMIC_CLK_CTRL_TO_128FS\t\t\t(0x0 << 4)\n#define RT5631_DMIC_CLK_CTRL_TO_64FS\t\t\t(0x1 << 4)\n#define RT5631_DMIC_CLK_CTRL_TO_32FS\t\t\t(0x2 << 4)\n\n \n#define RT5631_MONO_DIFF_INPUT_SHIFT\t\t\t15\n\n \n#define RT5631_M_RECMIXER_L_TO_SPKMIXER_L\t\t(0x1 << 15)\n#define RT5631_M_RECMIXL_SPKMIXL_BIT\t\t\t15\n#define RT5631_M_MIC1_P_TO_SPKMIXER_L\t\t(0x1 << 14)\n#define RT5631_M_MIC1P_SPKMIXL_BIT\t\t\t14\n#define RT5631_M_DAC_L_TO_SPKMIXER_L\t\t\t(0x1 << 13)\n#define RT5631_M_DACL_SPKMIXL_BIT\t\t\t13\n#define RT5631_M_OUTMIXER_L_TO_SPKMIXER_L\t\t(0x1 << 12)\n#define RT5631_M_OUTMIXL_SPKMIXL_BIT\t\t\t12\n\n#define RT5631_M_RECMIXER_R_TO_SPKMIXER_R\t\t(0x1 << 7)\n#define RT5631_M_RECMIXR_SPKMIXR_BIT\t\t\t7\n#define RT5631_M_MIC2_P_TO_SPKMIXER_R\t\t(0x1 << 6)\n#define RT5631_M_MIC2P_SPKMIXR_BIT\t\t\t6\n#define RT5631_M_DAC_R_TO_SPKMIXER_R\t\t\t(0x1 << 5)\n#define RT5631_M_DACR_SPKMIXR_BIT\t\t\t5\n#define RT5631_M_OUTMIXER_R_TO_SPKMIXER_R\t\t(0x1 << 4)\n#define RT5631_M_OUTMIXR_SPKMIXR_BIT\t\t\t4\n\n \n#define RT5631_M_SPKVOL_L_TO_SPOL_MIXER\t\t(0x1 << 15)\n#define RT5631_M_SPKVOLL_SPOLMIX_BIT\t\t\t15\n#define RT5631_M_SPKVOL_R_TO_SPOL_MIXER\t\t(0x1 << 14)\n#define RT5631_M_SPKVOLR_SPOLMIX_BIT\t\t\t14\n#define RT5631_M_SPKVOL_L_TO_SPOR_MIXER\t\t(0x1 << 13)\n#define RT5631_M_SPKVOLL_SPORMIX_BIT\t\t\t13\n#define RT5631_M_SPKVOL_R_TO_SPOR_MIXER\t\t(0x1 << 12)\n#define RT5631_M_SPKVOLR_SPORMIX_BIT\t\t\t12\n#define RT5631_M_OUTVOL_L_TO_MONOMIXER\t\t(0x1 << 11)\n#define RT5631_M_OUTVOLL_MONOMIX_BIT\t\t\t11\n#define RT5631_M_OUTVOL_R_TO_MONOMIXER\t\t(0x1 << 10)\n#define RT5631_M_OUTVOLR_MONOMIX_BIT\t\t\t10\n\n \n#define RT5631_SPK_L_MUX_SEL_MASK\t\t\t(0x3 << 14)\n#define RT5631_SPK_L_MUX_SEL_SPKMIXER_L\t\t(0x0 << 14)\n#define RT5631_SPK_L_MUX_SEL_MONO_IN\t\t\t(0x1 << 14)\n#define RT5631_SPK_L_MUX_SEL_DAC_L\t\t\t(0x3 << 14)\n#define RT5631_SPK_L_MUX_SEL_SHIFT\t\t\t14\n\n#define RT5631_SPK_R_MUX_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5631_SPK_R_MUX_SEL_SPKMIXER_R\t\t(0x0 << 10)\n#define RT5631_SPK_R_MUX_SEL_MONO_IN\t\t\t(0x1 << 10)\n#define RT5631_SPK_R_MUX_SEL_DAC_R\t\t\t(0x3 << 10)\n#define RT5631_SPK_R_MUX_SEL_SHIFT\t\t\t10\n\n#define RT5631_MONO_MUX_SEL_MASK\t\t\t(0x3 << 6)\n#define RT5631_MONO_MUX_SEL_MONOMIXER\t\t(0x0 << 6)\n#define RT5631_MONO_MUX_SEL_MONO_IN\t\t\t(0x1 << 6)\n#define RT5631_MONO_MUX_SEL_SHIFT\t\t\t6\n\n#define RT5631_HP_L_MUX_SEL_MASK\t\t\t(0x1 << 3)\n#define RT5631_HP_L_MUX_SEL_HPVOL_L\t\t\t(0x0 << 3)\n#define RT5631_HP_L_MUX_SEL_DAC_L\t\t\t(0x1 << 3)\n#define RT5631_HP_L_MUX_SEL_SHIFT\t\t\t3\n\n#define RT5631_HP_R_MUX_SEL_MASK\t\t\t(0x1 << 2)\n#define RT5631_HP_R_MUX_SEL_HPVOL_R\t\t\t(0x0 << 2)\n#define RT5631_HP_R_MUX_SEL_DAC_R\t\t\t(0x1 << 2)\n#define RT5631_HP_R_MUX_SEL_SHIFT\t\t\t2\n\n \n#define RT5631_SDP_MODE_SEL_MASK\t\t\t(0x1 << 15)\n#define RT5631_SDP_MODE_SEL_MASTER\t\t\t(0x0 << 15)\n#define RT5631_SDP_MODE_SEL_SLAVE\t\t\t(0x1 << 15)\n\n#define RT5631_SDP_ADC_CPS_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5631_SDP_ADC_CPS_SEL_OFF\t\t\t(0x0 << 10)\n#define RT5631_SDP_ADC_CPS_SEL_U_LAW\t\t\t(0x1 << 10)\n#define RT5631_SDP_ADC_CPS_SEL_A_LAW\t\t\t(0x2 << 10)\n\n#define RT5631_SDP_DAC_CPS_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5631_SDP_DAC_CPS_SEL_OFF\t\t\t(0x0 << 8)\n#define RT5631_SDP_DAC_CPS_SEL_U_LAW\t\t\t(0x1 << 8)\n#define RT5631_SDP_DAC_CPS_SEL_A_LAW\t\t\t(0x2 << 8)\n \n#define RT5631_SDP_I2S_BCLK_POL_CTRL\t\t\t(0x1 << 7)\n \n#define RT5631_SDP_DAC_R_INV\t\t\t\t(0x1 << 6)\n \n#define RT5631_SDP_ADC_DATA_L_R_SWAP\t\t\t(0x1 << 5)\n \n#define RT5631_SDP_DAC_DATA_L_R_SWAP\t\t\t(0x1 << 4)\n\n \n#define RT5631_SDP_I2S_DL_MASK\t\t\t\t(0x3 << 2)\n#define RT5631_SDP_I2S_DL_16\t\t\t\t(0x0 << 2)\n#define RT5631_SDP_I2S_DL_20\t\t\t\t(0x1 << 2)\n#define RT5631_SDP_I2S_DL_24\t\t\t\t(0x2 << 2)\n#define RT5631_SDP_I2S_DL_8\t\t\t\t(0x3 << 2)\n\n \n#define RT5631_SDP_I2S_DF_MASK\t\t\t\t(0x3)\n#define RT5631_SDP_I2S_DF_I2S\t\t\t\t(0x0)\n#define RT5631_SDP_I2S_DF_LEFT\t\t\t\t(0x1)\n#define RT5631_SDP_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5631_SDP_I2S_DF_PCM_B\t\t\t(0x3)\n\n \n#define RT5631_I2S_PRE_DIV_MASK\t\t\t(0x7 << 13)\n#define RT5631_I2S_PRE_DIV_1\t\t\t\t(0x0 << 13)\n#define RT5631_I2S_PRE_DIV_2\t\t\t\t(0x1 << 13)\n#define RT5631_I2S_PRE_DIV_4\t\t\t\t(0x2 << 13)\n#define RT5631_I2S_PRE_DIV_8\t\t\t\t(0x3 << 13)\n#define RT5631_I2S_PRE_DIV_16\t\t\t\t(0x4 << 13)\n#define RT5631_I2S_PRE_DIV_32\t\t\t\t(0x5 << 13)\n \n#define RT5631_I2S_LRCK_SEL_N_BCLK_MASK\t\t(0x1 << 12)\n#define RT5631_I2S_LRCK_SEL_64_BCLK\t\t\t(0x0 << 12)  \n#define RT5631_I2S_LRCK_SEL_32_BCLK\t\t\t(0x1 << 12)  \n\n#define RT5631_DAC_OSR_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5631_DAC_OSR_SEL_128FS\t\t\t(0x3 << 10)\n#define RT5631_DAC_OSR_SEL_64FS\t\t\t(0x3 << 10)\n#define RT5631_DAC_OSR_SEL_32FS\t\t\t(0x3 << 10)\n#define RT5631_DAC_OSR_SEL_16FS\t\t\t(0x3 << 10)\n\n#define RT5631_ADC_OSR_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5631_ADC_OSR_SEL_128FS\t\t\t(0x3 << 8)\n#define RT5631_ADC_OSR_SEL_64FS\t\t\t(0x3 << 8)\n#define RT5631_ADC_OSR_SEL_32FS\t\t\t(0x3 << 8)\n#define RT5631_ADC_OSR_SEL_16FS\t\t\t(0x3 << 8)\n\n#define RT5631_ADDA_FILTER_CLK_SEL_256FS\t\t(0 << 7)  \n#define RT5631_ADDA_FILTER_CLK_SEL_384FS\t\t(1 << 7)  \n\n \n#define RT5631_PWR_MAIN_I2S_EN\t\t\t(0x1 << 15)\n#define RT5631_PWR_MAIN_I2S_BIT\t\t\t15\n#define RT5631_PWR_CLASS_D\t\t\t\t(0x1 << 12)\n#define RT5631_PWR_CLASS_D_BIT\t\t\t12\n#define RT5631_PWR_ADC_L_CLK\t\t\t\t(0x1 << 11)\n#define RT5631_PWR_ADC_L_CLK_BIT\t\t\t11\n#define RT5631_PWR_ADC_R_CLK\t\t\t\t(0x1 << 10)\n#define RT5631_PWR_ADC_R_CLK_BIT\t\t\t10\n#define RT5631_PWR_DAC_L_CLK\t\t\t\t(0x1 << 9)\n#define RT5631_PWR_DAC_L_CLK_BIT\t\t\t9\n#define RT5631_PWR_DAC_R_CLK\t\t\t\t(0x1 << 8)\n#define RT5631_PWR_DAC_R_CLK_BIT\t\t\t8\n#define RT5631_PWR_DAC_REF\t\t\t\t(0x1 << 7)\n#define RT5631_PWR_DAC_REF_BIT\t\t\t7\n#define RT5631_PWR_DAC_L_TO_MIXER\t\t\t(0x1 << 6)\n#define RT5631_PWR_DAC_L_TO_MIXER_BIT\t\t6\n#define RT5631_PWR_DAC_R_TO_MIXER\t\t\t(0x1 << 5)\n#define RT5631_PWR_DAC_R_TO_MIXER_BIT\t\t5\n\n \n#define RT5631_PWR_OUTMIXER_L\t\t\t\t(0x1 << 15)\n#define RT5631_PWR_OUTMIXER_L_BIT\t\t\t15\n#define RT5631_PWR_OUTMIXER_R\t\t\t\t(0x1 << 14)\n#define RT5631_PWR_OUTMIXER_R_BIT\t\t\t14\n#define RT5631_PWR_SPKMIXER_L\t\t\t\t(0x1 << 13)\n#define RT5631_PWR_SPKMIXER_L_BIT\t\t\t13\n#define RT5631_PWR_SPKMIXER_R\t\t\t\t(0x1 << 12)\n#define RT5631_PWR_SPKMIXER_R_BIT\t\t\t12\n#define RT5631_PWR_RECMIXER_L\t\t\t\t(0x1 << 11)\n#define RT5631_PWR_RECMIXER_L_BIT\t\t\t11\n#define RT5631_PWR_RECMIXER_R\t\t\t\t(0x1 << 10)\n#define RT5631_PWR_RECMIXER_R_BIT\t\t\t10\n#define RT5631_PWR_MIC1_BOOT_GAIN\t\t\t(0x1 << 5)\n#define RT5631_PWR_MIC1_BOOT_GAIN_BIT\t\t5\n#define RT5631_PWR_MIC2_BOOT_GAIN\t\t\t(0x1 << 4)\n#define RT5631_PWR_MIC2_BOOT_GAIN_BIT\t\t4\n#define RT5631_PWR_MICBIAS1_VOL\t\t\t(0x1 << 3)\n#define RT5631_PWR_MICBIAS1_VOL_BIT\t\t\t3\n#define RT5631_PWR_MICBIAS2_VOL\t\t\t(0x1 << 2)\n#define RT5631_PWR_MICBIAS2_VOL_BIT\t\t\t2\n#define RT5631_PWR_PLL1\t\t\t\t(0x1 << 1)\n#define RT5631_PWR_PLL1_BIT\t\t\t\t1\n#define RT5631_PWR_PLL2\t\t\t\t(0x1 << 0)\n#define RT5631_PWR_PLL2_BIT\t\t\t\t0\n\n \n#define RT5631_PWR_VREF\t\t\t\t(0x1 << 15)\n#define RT5631_PWR_VREF_BIT\t\t\t\t15\n#define RT5631_PWR_FAST_VREF_CTRL\t\t\t(0x1 << 14)\n#define RT5631_PWR_FAST_VREF_CTRL_BIT\t\t\t14\n#define RT5631_PWR_MAIN_BIAS\t\t\t\t(0x1 << 13)\n#define RT5631_PWR_MAIN_BIAS_BIT\t\t\t13\n#define RT5631_PWR_AXO1MIXER\t\t\t\t(0x1 << 11)\n#define RT5631_PWR_AXO1MIXER_BIT\t\t\t11\n#define RT5631_PWR_AXO2MIXER\t\t\t\t(0x1 << 10)\n#define RT5631_PWR_AXO2MIXER_BIT\t\t\t10\n#define RT5631_PWR_MONOMIXER\t\t\t\t(0x1 << 9)\n#define RT5631_PWR_MONOMIXER_BIT\t\t\t9\n#define RT5631_PWR_MONO_DEPOP_DIS\t\t\t(0x1 << 8)\n#define RT5631_PWR_MONO_DEPOP_DIS_BIT\t\t8\n#define RT5631_PWR_MONO_AMP_EN\t\t\t(0x1 << 7)\n#define RT5631_PWR_MONO_AMP_EN_BIT\t\t\t7\n#define RT5631_PWR_CHARGE_PUMP\t\t\t(0x1 << 4)\n#define RT5631_PWR_CHARGE_PUMP_BIT\t\t\t4\n#define RT5631_PWR_HP_L_AMP\t\t\t\t(0x1 << 3)\n#define RT5631_PWR_HP_L_AMP_BIT\t\t\t3\n#define RT5631_PWR_HP_R_AMP\t\t\t\t(0x1 << 2)\n#define RT5631_PWR_HP_R_AMP_BIT\t\t\t2\n#define RT5631_PWR_HP_DEPOP_DIS\t\t\t(0x1 << 1)\n#define RT5631_PWR_HP_DEPOP_DIS_BIT\t\t\t1\n#define RT5631_PWR_HP_AMP_DRIVING\t\t\t(0x1 << 0)\n#define RT5631_PWR_HP_AMP_DRIVING_BIT\t\t0\n\n \n#define RT5631_PWR_SPK_L_VOL\t\t\t\t(0x1 << 15)\n#define RT5631_PWR_SPK_L_VOL_BIT\t\t\t15\n#define RT5631_PWR_SPK_R_VOL\t\t\t\t(0x1 << 14)\n#define RT5631_PWR_SPK_R_VOL_BIT\t\t\t14\n#define RT5631_PWR_LOUT_VOL\t\t\t\t(0x1 << 13)\n#define RT5631_PWR_LOUT_VOL_BIT\t\t\t13\n#define RT5631_PWR_ROUT_VOL\t\t\t\t(0x1 << 12)\n#define RT5631_PWR_ROUT_VOL_BIT\t\t\t12\n#define RT5631_PWR_HP_L_OUT_VOL\t\t\t(0x1 << 11)\n#define RT5631_PWR_HP_L_OUT_VOL_BIT\t\t\t11\n#define RT5631_PWR_HP_R_OUT_VOL\t\t\t(0x1 << 10)\n#define RT5631_PWR_HP_R_OUT_VOL_BIT\t\t\t10\n#define RT5631_PWR_AXIL_IN_VOL\t\t\t\t(0x1 << 9)\n#define RT5631_PWR_AXIL_IN_VOL_BIT\t\t\t9\n#define RT5631_PWR_AXIR_IN_VOL\t\t\t(0x1 << 8)\n#define RT5631_PWR_AXIR_IN_VOL_BIT\t\t\t8\n#define RT5631_PWR_MONO_IN_P_VOL\t\t\t(0x1 << 7)\n#define RT5631_PWR_MONO_IN_P_VOL_BIT\t\t\t7\n#define RT5631_PWR_MONO_IN_N_VOL\t\t\t(0x1 << 6)\n#define RT5631_PWR_MONO_IN_N_VOL_BIT\t\t\t6\n\n \n#define RT5631_SPK_AMP_AUTO_RATIO_EN\t\t\t(0x1 << 15)\n\n#define RT5631_SPK_AMP_RATIO_CTRL_MASK\t\t(0x7 << 12)\n#define RT5631_SPK_AMP_RATIO_CTRL_2_34\t\t(0x0 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_99\t\t(0x1 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_68\t\t(0x2 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_56\t\t(0x3 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_44\t\t(0x4 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_27\t\t(0x5 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_09\t\t(0x6 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_1_00\t\t(0x7 << 12)  \n#define RT5631_SPK_AMP_RATIO_CTRL_SHIFT\t\t12\n\n#define RT5631_STEREO_DAC_HI_PASS_FILT_EN\t\t(0x1 << 11)\n#define RT5631_STEREO_ADC_HI_PASS_FILT_EN\t\t(0x1 << 10)\n \n#define RT5631_ADC_WIND_FILT_MASK\t\t\t(0x3 << 4)\n#define RT5631_ADC_WIND_FILT_8_16_32K\t\t\t(0x0 << 4)  \n#define RT5631_ADC_WIND_FILT_11_22_44K\t\t(0x1 << 4)  \n#define RT5631_ADC_WIND_FILT_12_24_48K\t\t(0x2 << 4)  \n#define RT5631_ADC_WIND_FILT_EN\t\t\t(0x1 << 3)\n \n#define RT5631_ADC_WIND_CNR_FREQ_MASK\t(0x7 << 0)\n#define RT5631_ADC_WIND_CNR_FREQ_82_113_122\t(0x0 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_102_141_153 (0x1 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_131_180_156 (0x2 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_163_225_245 (0x3 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_204_281_306 (0x4 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_261_360_392 (0x5 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_327_450_490 (0x6 << 0)  \n#define RT5631_ADC_WIND_CNR_FREQ_408_563_612 (0x7 << 0)  \n\n \n#define RT5631_SYSCLK_SOUR_SEL_MASK\t\t\t(0x3 << 14)\n#define RT5631_SYSCLK_SOUR_SEL_MCLK\t\t\t(0x0 << 14)\n#define RT5631_SYSCLK_SOUR_SEL_PLL\t\t\t(0x1 << 14)\n#define RT5631_SYSCLK_SOUR_SEL_PLL_TCK\t\t(0x2 << 14)\n\n#define RT5631_PLLCLK_SOUR_SEL_MASK\t\t\t(0x3 << 12)\n#define RT5631_PLLCLK_SOUR_SEL_MCLK\t\t\t(0x0 << 12)\n#define RT5631_PLLCLK_SOUR_SEL_BCLK\t\t\t(0x1 << 12)\n#define RT5631_PLLCLK_SOUR_SEL_VBCLK\t\t\t(0x2 << 12)\n\n#define RT5631_PLLCLK_PRE_DIV1\t\t\t\t(0x0 << 11)\n#define RT5631_PLLCLK_PRE_DIV2\t\t\t\t(0x1 << 11)\n\n \n#define RT5631_PLL_CTRL_M_VAL(m)\t\t\t((m)&0xf)\n#define RT5631_PLL_CTRL_K_VAL(k)\t\t\t(((k)&0x7) << 4)\n#define RT5631_PLL_CTRL_N_VAL(n)\t\t\t(((n)&0xff) << 8)\n\n \n#define RT5631_ADC_DATA_SEL_MASK\t\t\t(0x3 << 14)\n#define RT5631_ADC_DATA_SEL_Disable\t\t\t(0x0 << 14)\n#define RT5631_ADC_DATA_SEL_MIC1\t\t\t(0x1 << 14)\n#define RT5631_ADC_DATA_SEL_MIC1_SHIFT\t\t14\n#define RT5631_ADC_DATA_SEL_MIC2\t\t\t(0x2 << 14)\n#define RT5631_ADC_DATA_SEL_MIC2_SHIFT\t\t15\n#define RT5631_ADC_DATA_SEL_STO\t\t\t(0x3 << 14)\n#define RT5631_ADC_DATA_SEL_SHIFT\t\t\t14\n\n \n#define RT5631_GPIO_PIN_FUN_SEL_MASK\t\t\t(0x1 << 15)\n#define RT5631_GPIO_PIN_FUN_SEL_IRQ\t\t\t(0x1 << 15)\n#define RT5631_GPIO_PIN_FUN_SEL_GPIO_DIMC\t\t(0x0 << 15)\n\n#define RT5631_GPIO_DMIC_FUN_SEL_MASK\t\t(0x1 << 3)\n#define RT5631_GPIO_DMIC_FUN_SEL_DIMC\t\t(0x1 << 3)\n#define RT5631_GPIO_DMIC_FUN_SEL_GPIO\t\t\t(0x0 << 3)\n\n#define RT5631_GPIO_PIN_CON_MASK\t\t\t(0x1 << 2)\n#define RT5631_GPIO_PIN_SET_INPUT\t\t\t(0x0 << 2)\n#define RT5631_GPIO_PIN_SET_OUTPUT\t\t\t(0x1 << 2)\n\n \n#define RT5631_POW_ON_SOFT_GEN\t\t\t(0x1 << 15)\n#define RT5631_EN_MUTE_UNMUTE_DEPOP\t\t\t(0x1 << 14)\n#define RT5631_EN_DEPOP2_FOR_HP\t\t\t(0x1 << 7)\n \n#define RT5631_PD_HPAMP_L_ST_UP\t\t\t(0x1 << 5)\n \n#define RT5631_PD_HPAMP_R_ST_UP\t\t\t(0x1 << 4)\n \n#define RT5631_EN_HP_L_M_UN_MUTE_DEPOP\t\t(0x1 << 1)\n \n#define RT5631_EN_HP_R_M_UN_MUTE_DEPOP\t\t(0x1 << 0)\n\n \n#define RT5631_EN_ONE_BIT_DEPOP\t\t\t(0x1 << 15)\n#define RT5631_EN_CAP_FREE_DEPOP\t\t\t(0x1 << 14)\n\n \n#define RT5631_JD_USE_MASK\t\t\t\t(0x3 << 14)\n#define RT5631_JD_USE_JD2\t\t\t\t(0x3 << 14)\n#define RT5631_JD_USE_JD1\t\t\t\t(0x2 << 14)\n#define RT5631_JD_USE_GPIO\t\t\t\t(0x1 << 14)\n#define RT5631_JD_OFF\t\t\t\t\t(0x0 << 14)\n \n#define RT5631_JD_HP_EN\t\t\t\t\t(0x1 << 11)\n#define RT5631_JD_HP_TRI_MASK\t\t\t\t(0x1 << 10)\n#define RT5631_JD_HP_TRI_HI\t\t\t\t(0x1 << 10)\n#define RT5631_JD_HP_TRI_LO\t\t\t\t(0x1 << 10)\n \n#define RT5631_JD_SPK_L_EN\t\t\t\t(0x1 << 9)\n#define RT5631_JD_SPK_L_TRI_MASK\t\t\t(0x1 << 8)\n#define RT5631_JD_SPK_L_TRI_HI\t\t\t\t(0x1 << 8)\n#define RT5631_JD_SPK_L_TRI_LO\t\t\t\t(0x0 << 8)\n \n#define RT5631_JD_SPK_R_EN\t\t\t\t(0x1 << 7)\n#define RT5631_JD_SPK_R_TRI_MASK\t\t\t(0x1 << 6)\n#define RT5631_JD_SPK_R_TRI_HI\t\t\t\t(0x1 << 6)\n#define RT5631_JD_SPK_R_TRI_LO\t\t\t\t(0x0 << 6)\n \n#define RT5631_JD_MONO_EN\t\t\t\t(0x1 << 5)\n#define RT5631_JD_MONO_TRI_MASK\t\t\t(0x1 << 4)\n#define RT5631_JD_MONO_TRI_HI\t\t\t\t(0x1 << 4)\n#define RT5631_JD_MONO_TRI_LO\t\t\t\t(0x0 << 4)\n \n#define RT5631_JD_AUX_1_EN\t\t\t\t(0x1 << 3)\n#define RT5631_JD_AUX_1_MASK\t\t\t\t(0x1 << 2)\n#define RT5631_JD_AUX_1_TRI_HI\t\t\t\t(0x1 << 2)\n#define RT5631_JD_AUX_1_TRI_LO\t\t\t\t(0x0 << 2)\n \n#define RT5631_JD_AUX_2_EN\t\t\t\t(0x1 << 1)\n#define RT5631_JD_AUX_2_MASK\t\t\t\t(0x1 << 0)\n#define RT5631_JD_AUX_2_TRI_HI\t\t\t\t(0x1 << 0)\n#define RT5631_JD_AUX_2_TRI_LO\t\t\t\t(0x0 << 0)\n\n \n#define RT5631_ALC_ATTACK_RATE_MASK\t\t\t(0x1F << 8)\n#define RT5631_ALC_RECOVERY_RATE_MASK\t\t(0x1F << 0)\n\n \n \n#define RT5631_ALC_COM_NOISE_GATE_MASK\t\t(0xF << 0)\n\n \n#define RT5631_ALC_FUN_MASK\t\t\t\t(0x3 << 14)\n#define RT5631_ALC_FUN_DIS\t\t\t\t(0x0 << 14)\n#define RT5631_ALC_ENA_DAC_PATH\t\t\t(0x1 << 14)\n#define RT5631_ALC_ENA_ADC_PATH\t\t\t(0x3 << 14)\n#define RT5631_ALC_PARA_UPDATE\t\t\t(0x1 << 13)\n#define RT5631_ALC_LIMIT_LEVEL_MASK\t\t\t(0x1F << 8)\n#define RT5631_ALC_NOISE_GATE_FUN_MASK\t\t(0x1 << 7)\n#define RT5631_ALC_NOISE_GATE_FUN_DIS\t\t\t(0x0 << 7)\n#define RT5631_ALC_NOISE_GATE_FUN_ENA\t\t(0x1 << 7)\n \n#define RT5631_ALC_NOISE_GATE_H_D_MASK\t\t(0x1 << 6)\n#define RT5631_ALC_NOISE_GATE_H_D_DIS\t\t\t(0x0 << 6)\n#define RT5631_ALC_NOISE_GATE_H_D_ENA\t\t(0x1 << 6)\n\n \n#define RT5631_SPATIAL_CTRL_EN\t\t\t\t(0x1 << 15)\n#define RT5631_ALL_PASS_FILTER_EN\t\t\t(0x1 << 14)\n#define RT5631_PSEUDO_STEREO_EN\t\t\t(0x1 << 13)\n#define RT5631_STEREO_EXPENSION_EN\t\t\t(0x1 << 12)\n \n#define RT5631_GAIN_3D_PARA_MASK\t\t(0x3 << 6)\n#define RT5631_GAIN_3D_PARA_1_00\t\t(0x0 << 6)  \n#define RT5631_GAIN_3D_PARA_1_50\t\t(0x1 << 6)  \n#define RT5631_GAIN_3D_PARA_2_00\t\t(0x2 << 6)  \n \n#define RT5631_RATIO_3D_MASK\t\t\t(0x3 << 4)\n#define RT5631_RATIO_3D_0_0\t\t\t(0x0 << 4)  \n#define RT5631_RATIO_3D_0_66\t\t\t(0x1 << 4)  \n#define RT5631_RATIO_3D_1_0\t\t\t(0x2 << 4)  \n \n#define RT5631_APF_FUN_SLE_MASK\t\t\t(0x3 << 0)\n#define RT5631_APF_FUN_SEL_48K\t\t\t\t(0x3 << 0)\n#define RT5631_APF_FUN_SEL_44_1K\t\t\t(0x2 << 0)\n#define RT5631_APF_FUN_SEL_32K\t\t\t\t(0x1 << 0)\n#define RT5631_APF_FUN_DIS\t\t\t\t(0x0 << 0)\n\n \n#define RT5631_HW_EQ_PATH_SEL_MASK\t\t\t(0x1 << 15)\n#define RT5631_HW_EQ_PATH_SEL_DAC\t\t\t(0x0 << 15)\n#define RT5631_HW_EQ_PATH_SEL_ADC\t\t\t(0x1 << 15)\n#define RT5631_HW_EQ_UPDATE_CTRL\t\t\t(0x1 << 14)\n\n#define RT5631_EN_HW_EQ_HPF2\t\t\t\t(0x1 << 5)\n#define RT5631_EN_HW_EQ_HPF1\t\t\t\t(0x1 << 4)\n#define RT5631_EN_HW_EQ_BP3\t\t\t\t(0x1 << 3)\n#define RT5631_EN_HW_EQ_BP2\t\t\t\t(0x1 << 2)\n#define RT5631_EN_HW_EQ_BP1\t\t\t\t(0x1 << 1)\n#define RT5631_EN_HW_EQ_LPF\t\t\t\t(0x1 << 0)\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}