

================================================================
== Vivado HLS Report for 'Block_codeRepl16_pro'
================================================================
* Date:           Wed Jan  6 00:06:22 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhls_v3
* Solution:       solnv3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.310 us | 0.310 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    492|    -|
|Register         |        -|      -|      33|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      33|    496|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10  |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   4|           2|           2|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  149|         33|    1|         33|
    |ap_done                       |    9|          2|    1|          2|
    |data_IN_M_imag_V_TDATA_blk_n  |    9|          2|    1|          2|
    |data_IN_M_real_V_TDATA_blk_n  |    9|          2|    1|          2|
    |win_mode_blk_n                |    9|          2|    1|          2|
    |win_mode_out_blk_n            |    9|          2|    1|          2|
    |xin_M_imag_V_address0         |  149|         33|    5|        165|
    |xin_M_real_V_address0         |  149|         33|    5|        165|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  492|        109|   16|        373|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  32|   0|   32|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  33|   0|   33|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Block_codeRepl16_pro | return value |
|data_IN_M_real_V_TDATA   |  in |   32|    axis    |   data_IN_M_real_V   |    pointer   |
|data_IN_M_real_V_TVALID  |  in |    1|    axis    |   data_IN_M_real_V   |    pointer   |
|data_IN_M_real_V_TREADY  | out |    1|    axis    |   data_IN_M_real_V   |    pointer   |
|data_IN_M_imag_V_TDATA   |  in |   32|    axis    |   data_IN_M_imag_V   |    pointer   |
|data_IN_M_imag_V_TVALID  |  in |    1|    axis    |   data_IN_M_imag_V   |    pointer   |
|data_IN_M_imag_V_TREADY  | out |    1|    axis    |   data_IN_M_imag_V   |    pointer   |
|xin_M_imag_V_address0    | out |    5|  ap_memory |     xin_M_imag_V     |     array    |
|xin_M_imag_V_ce0         | out |    1|  ap_memory |     xin_M_imag_V     |     array    |
|xin_M_imag_V_we0         | out |    1|  ap_memory |     xin_M_imag_V     |     array    |
|xin_M_imag_V_d0          | out |   32|  ap_memory |     xin_M_imag_V     |     array    |
|xin_M_real_V_address0    | out |    5|  ap_memory |     xin_M_real_V     |     array    |
|xin_M_real_V_ce0         | out |    1|  ap_memory |     xin_M_real_V     |     array    |
|xin_M_real_V_we0         | out |    1|  ap_memory |     xin_M_real_V     |     array    |
|xin_M_real_V_d0          | out |   32|  ap_memory |     xin_M_real_V     |     array    |
|win_mode_dout            |  in |    8|   ap_fifo  |       win_mode       |    pointer   |
|win_mode_empty_n         |  in |    1|   ap_fifo  |       win_mode       |    pointer   |
|win_mode_read            | out |    1|   ap_fifo  |       win_mode       |    pointer   |
|win_mode_out_din         | out |    8|   ap_fifo  |     win_mode_out     |    pointer   |
|win_mode_out_full_n      |  in |    1|   ap_fifo  |     win_mode_out     |    pointer   |
|win_mode_out_write       | out |    1|   ap_fifo  |     win_mode_out     |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

