WORK:work
ELAB: -timescale=1ns/1ns
VLOGAN: +define+SYNTHESIS -timescale=1ns/1ns -skip_translate_body -error=noMPD
VHDLAN:
COMPILE: $VCS_HOME/bin/vlogan  -sverilog -f ../design/filelist +define+INLINE_SVA ../sva/traffic.sva ../sva/bind_traffic.sva    -work work -full64
