<!-- Profile README -->

<h1 align="center" style="color:cyan; font-family:Arial, Helvetica, sans-serif; font-weight:bold;">
  I'm Sateesh!
</h1>
>


<p align="center">
  <b>⚡ Electronics & Communication Engineer !⚡🚀 Passionate about Hardware, RTL Design & Digital Systems <br/>
  💻 Blending <b>Circuits + Code</b> to craft the future of computing
</p>

---

## 🌐 Connect With Me  

<p align="center">
  <a href="https://www.linkedin.com/in/sateesh-y-abbigeri-458222358/"><img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:sateeshabbigeri4@example.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
</p>

---

## 🚀 Featured Projects  

🔥 My playground where circuits meet creativity:  

- ⚡ [**Cleste Core**](https://github.com/R0h1th-1DD4E2/Celeste-Core.git) – High-performance FFT RTL Core  
- 🧠 [**RISCV32_Pipelined**](https://github.com/ProjectWork-Team69/pipelined_cpu.git) – Full Pipelined RISCV processor design  
- ⏱️ [**RISCV32_Multicycle**](https://github.com/R0h1th-1DD4E2/RISCV32_Multicycle.git) – Multicycle RISCV processor design  
- 🧩 [**BMSCE_T02**](https://github.com/R0h1th-1DD4E2/BMSCE_T02) – TinyTapeout Design  
- 🔒 AES / FFT / UART / AXI Wrappers – Hardware Accelerators & IPs  

---

## 🛠️ Tech Stack & Tools  

<p align="center">
  <img src="https://img.shields.io/badge/Verilog-00979D?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/SystemVerilog-FF6F00?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/VHDL-8E44AD?style=for-the-badge"/>
  <br/>
  <img src="https://img.shields.io/badge/Quartus-1572B6?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Vivado-FFCA28?style=for-the-badge"/>
  <br/>
  <img src="https://img.shields.io/badge/RISC--V-283593?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/MIPS-00A300?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/AXI-00599C?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/UART-FF0000?style=for-the-badge"/>
  <br/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-E34F26?style=for-the-badge"/>
  <br/>
  <img src="https://img.shields.io/badge/VLSI-800000?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Signal%20Processing-9C27B0?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Robotics-FF5722?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/5G%20Systems-2196F3?style=for-the-badge"/>
</p>  

---

## 📊 GitHub Insights  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=SATEESH-ABBIGERI&show_icons=true&theme=radical&hide_border=true&count_private=true" height="170"/>
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=SATEESH-ABBIGERI&theme=radical&hide_border=true" height="170"/>
</p>

---

## ⚡ Random Dev Quote  

<p align="center">

> *“Electrons are a lot like hipsters— if there are too many other electrons in the same place as them, they want to go somewhere else.”*  
> — *Amy Wibowo*  

---

</p>
