/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 432 336)
	(text "LoopDataController" (rect 5 0 120 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 299 24 316)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Reset_n_in" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "Reset_n_in" (rect 21 27 85 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Loop_Input[1..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "Loop_Input[1..0]" (rect 21 43 118 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "Trigger[1..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "Trigger[1..0]" (rect 21 59 94 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RAM_Data_TX[31..0]" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_Data_TX[31..0]" (rect 21 75 146 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "ParameterLengthPage[15..0]" (rect 0 0 171 19)(font "Intel Clear" (font_size 8)))
		(text "ParameterLengthPage[15..0]" (rect 21 91 192 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "ExternalInterfaceAddr[7..0]" (rect 0 0 159 19)(font "Intel Clear" (font_size 8)))
		(text "ExternalInterfaceAddr[7..0]" (rect 21 107 180 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "ExternalWriteData[7..0]" (rect 0 0 138 19)(font "Intel Clear" (font_size 8)))
		(text "ExternalWriteData[7..0]" (rect 21 123 159 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "CRC_RAM_Write" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_RAM_Write" (rect 21 139 118 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "SysCLK" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "SysCLK" (rect 21 155 65 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 416 32)
		(output)
		(text "clk_200M" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "clk_200M" (rect 336 27 395 46)(font "Intel Clear" (font_size 8)))
		(line (pt 416 32)(pt 400 32))
	)
	(port
		(pt 416 48)
		(output)
		(text "DataRX[1..0][31..0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "DataRX[1..0][31..0]" (rect 281 43 395 62)(font "Intel Clear" (font_size 8)))
		(line (pt 416 48)(pt 400 48)(line_width 3))
	)
	(port
		(pt 416 64)
		(output)
		(text "Addr[1..0][12..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "Addr[1..0][12..0]" (rect 296 59 395 78)(font "Intel Clear" (font_size 8)))
		(line (pt 416 64)(pt 400 64)(line_width 3))
	)
	(port
		(pt 416 80)
		(output)
		(text "RAM_ClkEn[1..0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "RAM_ClkEn[1..0]" (rect 298 75 395 94)(font "Intel Clear" (font_size 8)))
		(line (pt 416 80)(pt 400 80)(line_width 3))
	)
	(port
		(pt 416 96)
		(output)
		(text "LoopCRC_Success_Flag[1..0]" (rect 0 0 169 19)(font "Intel Clear" (font_size 8)))
		(text "LoopCRC_Success_Flag[1..0]" (rect 226 91 395 110)(font "Intel Clear" (font_size 8)))
		(line (pt 416 96)(pt 400 96)(line_width 3))
	)
	(port
		(pt 416 112)
		(output)
		(text "LoopInterruptFlag[1..0]" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "LoopInterruptFlag[1..0]" (rect 259 107 395 126)(font "Intel Clear" (font_size 8)))
		(line (pt 416 112)(pt 400 112)(line_width 3))
	)
	(port
		(pt 416 128)
		(output)
		(text "TXByteAddr[12..0]" (rect 0 0 112 19)(font "Intel Clear" (font_size 8)))
		(text "TXByteAddr[12..0]" (rect 283 123 395 142)(font "Intel Clear" (font_size 8)))
		(line (pt 416 128)(pt 400 128)(line_width 3))
	)
	(port
		(pt 416 144)
		(output)
		(text "TX_Data[0]" (rect 0 0 69 19)(font "Intel Clear" (font_size 8)))
		(text "TX_Data[0]" (rect 326 139 395 158)(font "Intel Clear" (font_size 8)))
		(line (pt 416 144)(pt 400 144))
	)
	(port
		(pt 416 160)
		(output)
		(text "TX_Active" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "TX_Active" (rect 335 155 395 174)(font "Intel Clear" (font_size 8)))
		(line (pt 416 160)(pt 400 160))
	)
	(port
		(pt 416 176)
		(output)
		(text "FailedMessageCount[1..0][31..0]" (rect 0 0 191 19)(font "Intel Clear" (font_size 8)))
		(text "FailedMessageCount[1..0][31..0]" (rect 204 171 395 190)(font "Intel Clear" (font_size 8)))
		(line (pt 416 176)(pt 400 176)(line_width 3))
	)
	(port
		(pt 416 192)
		(output)
		(text "CRC_Calc[9..0]" (rect 0 0 87 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Calc[9..0]" (rect 308 187 395 206)(font "Intel Clear" (font_size 8)))
		(line (pt 416 192)(pt 400 192)(line_width 3))
	)
	(port
		(pt 416 208)
		(output)
		(text "Debug_TX_UART" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "Debug_TX_UART" (rect 292 203 395 222)(font "Intel Clear" (font_size 8)))
		(line (pt 416 208)(pt 400 208))
	)
	(port
		(pt 416 224)
		(output)
		(text "FIFO_CSR_Data[31..0]" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "FIFO_CSR_Data[31..0]" (rect 262 219 395 238)(font "Intel Clear" (font_size 8)))
		(line (pt 416 224)(pt 400 224)(line_width 3))
	)
	(port
		(pt 416 240)
		(output)
		(text "clk_out" (rect 0 0 42 19)(font "Intel Clear" (font_size 8)))
		(text "clk_out" (rect 353 235 395 254)(font "Intel Clear" (font_size 8)))
		(line (pt 416 240)(pt 400 240))
	)
	(port
		(pt 416 256)
		(output)
		(text "CRC_Failure_Flag[1..0]" (rect 0 0 134 19)(font "Intel Clear" (font_size 8)))
		(text "CRC_Failure_Flag[1..0]" (rect 261 251 395 270)(font "Intel Clear" (font_size 8)))
		(line (pt 416 256)(pt 400 256)(line_width 3))
	)
	(port
		(pt 416 272)
		(output)
		(text "LatchedDataByte[1..0][7..0]" (rect 0 0 164 19)(font "Intel Clear" (font_size 8)))
		(text "LatchedDataByte[1..0][7..0]" (rect 231 267 395 286)(font "Intel Clear" (font_size 8)))
		(line (pt 416 272)(pt 400 272)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 400 304))
	)
)
