#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug  9 12:26:39 2023
# Process ID: 21624
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/impl_1
# Command line: vivado.exe -log FEB.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FEB.tcl -notrace
# Log file: C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB.vdi
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/impl_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
source FEB.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.066 ; gain = 194.887
Command: link_design -top FEB -part xc7s50fgga484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.dcp' for cell 'HF_PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/uC_ILA.dcp' for cell 'ILA_uC'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.dcp' for cell 'PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DPRAM_1Kx16/DPRAM_1Kx16.dcp' for cell 'AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DP_Pipeline/AFE_DP_Pipeline.dcp' for cell 'AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.dcp' for cell 'DACControl/CmdFifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_Ram/DAC_Ram.dcp' for cell 'DACControl/ShadowRam'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.dcp' for cell 'EventBuilder_logic/EventBuff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.dcp' for cell 'EventBuilder_logic/uBunchBuffer'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.dcp' for cell 'uC_to_LVDSTX/FMTx_Buff'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2097.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HF_PLL/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HF_PLL/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ILA_uC UUID: fab29885-ba49-55ec-a49d-1439a7a12cc1 
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2724.535 ; gain = 485.566
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_uC/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_uC/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila.xdc] for cell 'ILA_uC/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila.xdc] for cell 'ILA_uC/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'DDR3LController'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc will not be read for this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.xdc] for cell 'DACControl/CmdFifo/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.xdc] for cell 'DACControl/CmdFifo/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc:57]
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'EventBuilder_logic/EventBuff/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'EventBuilder_logic/EventBuff/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc] for cell 'EventBuilder_logic/uBunchBuffer/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc] for cell 'EventBuilder_logic/uBunchBuffer/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
WARNING: [Vivado 12-507] No nets matched 'CpldRst_IBUF'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc:436]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc:436]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2724.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 524 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

22 Infos, 3 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2724.535 ; gain = 1087.926
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 2724.535 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1638d10b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 2751.586 ; gain = 27.051

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d0f38e0c9bd647d1.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3146.594 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1688d50d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3146.594 ; gain = 19.906

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: resetn
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets resetn]
INFO: [Opt 31-138] Pushed 38 inverter(s) to 54 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: cd9e7c36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 119 cells
INFO: [Opt 31-1021] In phase Retarget, 138 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11704e7c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Constant propagation, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 102f5b6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 181 cells
INFO: [Opt 31-1021] In phase Sweep, 1030 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 102f5b6ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 199333814

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a393b50c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3146.594 ; gain = 19.906
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             119  |                                            138  |
|  Constant propagation         |               2  |              19  |                                             87  |
|  Sweep                        |               0  |             181  |                                           1030  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            110  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3146.594 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19f9b173e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3146.594 ; gain = 19.906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 23 newly gated: 2 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 1a119c22d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 3290.781 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a119c22d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3290.781 ; gain = 144.188

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a119c22d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3290.781 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3290.781 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 161afbd8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 3290.781 ; gain = 566.246
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
Command: report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 134edafcc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3290.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] AFE/IDELAYCTRL_inst_REPLICATED_0 replication was created for AFE/IDELAYCTRL_inst IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 879cd88b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.933 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b26b8eed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b26b8eed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b26b8eed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c20aef34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cc5ab7ec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11694c433

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10289d2c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 523 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 2, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 235 nets or LUTs. Breaked 2 LUTs, combined 233 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3290.781 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            233  |                   235  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            233  |                   235  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f563f731

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d2f1ffa2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d2f1ffa2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d42adb1a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae7a726a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17d418667

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13eb89e84

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18313c8b5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25d592198

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23ca73da4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c396a55f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1401b269e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1401b269e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a4902290

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.026 | TNS=-78.565 |
Phase 1 Physical Synthesis Initialization | Checksum: ea1e681e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.759 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Place 46-33] Processed net AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ea1e681e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: a4902290

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.756. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b1e23a6f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b1e23a6f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b1e23a6f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b1e23a6f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b1e23a6f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3290.781 ; gain = 0.000

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb4ba2c8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000
Ending Placer Task | Checksum: e037558a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 4 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file FEB_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FEB_utilization_placed.rpt -pb FEB_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FEB_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.28s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3290.781 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.756 | TNS=-67.053 |
Phase 1 Physical Synthesis Initialization | Checksum: 168d4d7b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.756 | TNS=-67.053 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 168d4d7b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.756 | TNS=-67.053 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.523 | TNS=-62.275 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net OneWire/TempCtrl[3]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-66.380 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.505 | TNS=-66.284 |
INFO: [Physopt 32-702] Processed net OneWire/OneWRdReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/TempCtrl[3]_i_1_n_0_repN.  Re-placed instance OneWire/TempCtrl[3]_i_1_replica
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.495 | TNS=-65.426 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[6]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[6]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.492 | TNS=-64.732 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[2]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[2]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_1_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.483 | TNS=-64.055 |
INFO: [Physopt 32-663] Processed net OneWire/p_4_in[0].  Re-placed instance OneWire/TempCtrl_reg[0]
INFO: [Physopt 32-735] Processed net OneWire/p_4_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.483 | TNS=-64.038 |
INFO: [Physopt 32-663] Processed net OneWire/p_4_in[1].  Re-placed instance OneWire/TempCtrl_reg[1]
INFO: [Physopt 32-735] Processed net OneWire/p_4_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.483 | TNS=-64.021 |
INFO: [Physopt 32-663] Processed net OneWire/p_4_in[2].  Re-placed instance OneWire/TempCtrl_reg[2]
INFO: [Physopt 32-735] Processed net OneWire/p_4_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.483 | TNS=-64.004 |
INFO: [Physopt 32-702] Processed net OneWire/p_4_in[3]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/TempCtrl[3]_i_1_n_0_repN. Critical path length was reduced through logic transformation on cell OneWire/TempCtrl[3]_i_1_replica_comp_4.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.478 | TNS=-50.951 |
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.464 | TNS=-46.591 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-46.247 |
INFO: [Physopt 32-702] Processed net AFE/rst_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HF_PLL/inst/Clk_80MHz_PLL_AFE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE_DataPath_inst/SerdesRst[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net OneWire/OneWrRdROM[0]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM[0]_i_3_n_0. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdROM[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdROM[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-41.407 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdTmp_reg_n_0_[0]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWrRdTmp[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-40.997 |
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-37.675 |
INFO: [Physopt 32-702] Processed net OneWire/OneWireCmdReg[0]. Optimizations did not improve timing on the net.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[2]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: uCA_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets uCA_IBUF[3]]
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-33.377 |
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-32.508 |
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[10]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[10]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: L[11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets L[11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: WRDL[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets WRDL[0]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: R[0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets R[0]]
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-32.348 |
INFO: [Physopt 32-663] Processed net OneWire/OneWBitCount[7]_i_1_n_0.  Re-placed instance OneWire/OneWBitCount[7]_i_1_comp
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-31.392 |
INFO: [Physopt 32-702] Processed net OneWire/p_2_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net WRDL[1] was not replicated.
INFO: [Physopt 32-702] Processed net WRDL[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE/rst_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HF_PLL/inst/Clk_80MHz_PLL_AFE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE_DataPath_inst/SerdesRst[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[7]_i_3_n_0.  Re-placed instance OneWire/OneWWrtByte[7]_i_3_comp_1
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-31.292 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net WRDL[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-31.292 |
Phase 3 Critical Path Optimization | Checksum: 16a54a92a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3290.781 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-31.292 |
INFO: [Physopt 32-702] Processed net AFE/rst_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HF_PLL/inst/Clk_80MHz_PLL_AFE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE_DataPath_inst/SerdesRst[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net WRDL[1] was not replicated.
INFO: [Physopt 32-702] Processed net WRDL[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE/rst_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HF_PLL/inst/Clk_80MHz_PLL_AFE. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AFE_DataPath_inst/SerdesRst[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net WRDL[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-31.292 |
Phase 4 Critical Path Optimization | Checksum: 16a54a92a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3290.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.306 | TNS=-31.292 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.450  |         35.761  |            1  |              0  |                    20  |           0  |           2  |  00:00:05  |
|  Total          |          0.450  |         35.761  |            1  |              0  |                    20  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3290.781 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1600577b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
218 Infos, 74 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ae7e66e ConstDB: 0 ShapeSum: 7b7825b4 RouteDB: 0
Post Restoration Checksum: NetGraph: d629dbad | NumContArr: 33756f9d | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 122a9a0f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3350.551 ; gain = 59.770

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 122a9a0f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3350.551 ; gain = 59.770

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 122a9a0f7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3350.551 ; gain = 59.770
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c2aa6c40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3380.258 ; gain = 89.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.182 | TNS=-26.262| WHS=-1.326 | THS=-968.549|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 192db5b1b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3402.859 ; gain = 112.078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.182 | TNS=-26.187| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2269e78e8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 3416.953 ; gain = 126.172

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13998
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13998
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ca378b46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.953 ; gain = 126.172

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ca378b46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3416.953 ; gain = 126.172
Phase 3 Initial Routing | Checksum: 1b46e7c59

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3445.785 ; gain = 155.004
INFO: [Route 35-580] Design has 61 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWrRdTmp_reg[0]/D   |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[0]/D  |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[2]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[6]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWWrtByte_reg[7]/D  |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1187
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.197 | TNS=-56.605| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2bed3aa00

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.288 | TNS=-60.957| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fc98ed6c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 3472.309 ; gain = 181.527
Phase 4 Rip-up And Reroute | Checksum: 1fc98ed6c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23aae047d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 3472.309 ; gain = 181.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.197 | TNS=-56.605| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20b8080e4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:20 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20b8080e4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:20 . Memory (MB): peak = 3472.309 ; gain = 181.527
Phase 5 Delay and Skew Optimization | Checksum: 20b8080e4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:20 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2586bb4e8

Time (s): cpu = 00:01:36 ; elapsed = 00:01:21 . Memory (MB): peak = 3472.309 ; gain = 181.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.197 | TNS=-56.605| WHS=-0.522 | THS=-14.155|

Phase 6.1 Hold Fix Iter | Checksum: 171fe71a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 3472.309 ; gain = 181.527
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	OneWire/OneWWrtByte[7]_i_3_comp_1/I3
	OneWire/OneWrRdROM[0]_i_3_comp/I3
	OneWire/TempCtrl[3]_i_1_replica_comp_4/I3
	ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
	OneWire/TempCtrl[3]_i_2/I0
	OneWire/OneWWrtByte[7]_i_1_comp_1/I4
	OneWire/OneWWrtByte[7]_i_3_comp_1/I4
	OneWire/OneWrRdROM[0]_i_3_comp/I4
	OneWire/TempCtrl[3]_i_1_replica_comp_4/I4
	ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 1ef2a92ab

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.26509 %
  Global Horizontal Routing Utilization  = 5.66567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11fd0b502

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11fd0b502

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a84cccdf

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 3472.309 ; gain = 181.527

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 16272c39f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3472.309 ; gain = 181.527
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.197 | TNS=-56.605| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16272c39f

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3472.309 ; gain = 181.527
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 9c4be80a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3472.309 ; gain = 181.527

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3472.309 ; gain = 181.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 76 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:25 . Memory (MB): peak = 3472.309 ; gain = 181.527
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
Command: report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
Command: report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3485.727 ; gain = 13.418
INFO: [runtcl-4] Executing : report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
Command: report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
248 Infos, 77 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FEB_route_status.rpt -pb FEB_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FEB_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FEB_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FEB_bus_skew_routed.rpt -pb FEB_bus_skew_routed.pb -rpx FEB_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3542.188 ; gain = 30.836
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 12:30:54 2023...
