--- 
# information
project: 
  title: "instrumented adder"
  description: "adds a precise timer to optimised hardware adders to measure how fast they are"
  picture: docs/empty.png
  author: "Matt Venn & Teo"
  license: LICENSE
  waive_formal: 'tristate issues'

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'la2', 'la3']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "instrumented_adder_test"
  id: 2
  module_name: "wrapped_instrumented_adder"

# module test
module_test:
  recipe: "test_adder" 
  directory: "instrumented_adder"
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - instrumented_adder/src/instrumented_adder.v
    - instrumented_adder/src/sklansky.v
    - instrumented_adder/src/kogge_stone.v
    - instrumented_adder/src/ripple_carry.v

# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/wrapped_instrumented_adder.gds"
  lvs_filename: "verilog/gl/wrapped_instrumented_adder.v"
  lef_filename: "lef/wrapped_instrumented_adder.lef"
