Analysis & Synthesis report for lab3_top
Mon Sep 23 19:43:20 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO
 16. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated
 17. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p
 18. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p
 19. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram
 20. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 21. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12
 22. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp
 23. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_bwp
 24. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 25. Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16
 26. Source assignments for TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0|altsyncram_src1:auto_generated
 27. Source assignments for TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0|altsyncram_tuc1:auto_generated
 28. Parameter Settings for User Entity Instance: TicTacToe:GameLogic|Empty:emptyx|RArb:ra
 29. Parameter Settings for User Entity Instance: TicTacToe:GameLogic|Select4:comb|RArb:ra
 30. Parameter Settings for User Entity Instance: GameState:State|vDFF:xmov
 31. Parameter Settings for User Entity Instance: GameState:State|vDFF:xreg
 32. Parameter Settings for User Entity Instance: GameState:State|vDFF:oreg
 33. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:CTRL
 34. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:X_REG
 35. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:Y_REG
 36. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:R_REG
 37. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL1
 38. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL2
 39. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_X
 40. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_Y
 41. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP
 42. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP
 43. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD
 44. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XCD
 45. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:YCD
 46. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|vDFF:counter
 48. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO
 49. Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA
 50. Parameter Settings for Inferred Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0
 51. Parameter Settings for Inferred Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0
 52. dcfifo Parameter Settings by Entity Instance
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"
 55. Port Connectivity Checks: "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i"
 56. Port Connectivity Checks: "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD"
 57. Port Connectivity Checks: "TicTacToe_to_VGA:GFX"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 23 19:43:20 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; lab3_top                                    ;
; Top-level Entity Name           ; lab3_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 255                                         ;
; Total pins                      ; 54                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 35,968                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab3_top           ; lab3_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../vga.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/vga.v                                                 ;         ;
; ../tictactoe_to_vga.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v                                    ;         ;
; ../tictactoe.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v                                           ;         ;
; ../lab3_top.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v                                            ;         ;
; ../game_state.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/game_state.v                                          ;         ;
; ../ff.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v                                                  ;         ;
; altera_pll.v                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                 ;         ;
; dcfifo.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                   ;         ;
; lpm_counter.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                              ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; a_graycounter.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                            ;         ;
; a_fefifo.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                 ;         ;
; a_gray2bin.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                               ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                  ;         ;
; alt_sync_fifo.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                            ;         ;
; lpm_compare.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                              ;         ;
; altsyncram_fifo.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                          ;         ;
; aglobal181.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                               ;         ;
; db/dcfifo_b3q1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf                    ;         ;
; db/a_gray2bin_f9b.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_gray2bin_f9b.tdf                 ;         ;
; db/a_graycounter_cg6.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_graycounter_cg6.tdf              ;         ;
; db/a_graycounter_8ub.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_graycounter_8ub.tdf              ;         ;
; db/altsyncram_7b81.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_7b81.tdf                ;         ;
; db/alt_synch_pipe_g9l.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_g9l.tdf             ;         ;
; db/dffpipe_1v8.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_1v8.tdf                    ;         ;
; db/dffpipe_0v8.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_0v8.tdf                    ;         ;
; db/alt_synch_pipe_h9l.tdf             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_h9l.tdf             ;         ;
; db/dffpipe_2v8.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_2v8.tdf                    ;         ;
; db/cmpr_su5.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/cmpr_su5.tdf                       ;         ;
; db/mux_5r7.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/mux_5r7.tdf                        ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; db/altsyncram_src1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_src1.tdf                ;         ;
; db/lab3_top.ram0_ROM_d8c22375.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_d8c22375.hdl.mif ;         ;
; db/altsyncram_tuc1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_tuc1.tdf                ;         ;
; db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 338            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 495            ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 160            ;
;     -- 5 input functions                    ; 90             ;
;     -- 4 input functions                    ; 59             ;
;     -- <=3 input functions                  ; 181            ;
;                                             ;                ;
; Dedicated logic registers                   ; 255            ;
;                                             ;                ;
; I/O pins                                    ; 54             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 35968          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 218            ;
; Total fan-out                               ; 3666           ;
; Average fan-out                             ; 4.00           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name                       ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |lab3_top                                        ; 495 (4)             ; 255 (0)                   ; 35968             ; 0          ; 54   ; 0            ; |lab3_top                                                                                                                                  ; lab3_top                          ; work         ;
;    |DetectWinner:Wins|                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|DetectWinner:Wins                                                                                                                ; DetectWinner                      ; work         ;
;    |GameState:State|                             ; 72 (72)             ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|GameState:State                                                                                                                  ; GameState                         ; work         ;
;       |vDFF:oreg|                                ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|GameState:State|vDFF:oreg                                                                                                        ; vDFF                              ; work         ;
;       |vDFF:xmov|                                ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|GameState:State|vDFF:xmov                                                                                                        ; vDFF                              ; work         ;
;       |vDFF:xreg|                                ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|GameState:State|vDFF:xreg                                                                                                        ; vDFF                              ; work         ;
;    |TicTacToe:GameLogic|                         ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic                                                                                                              ; TicTacToe                         ; work         ;
;       |Empty:emptyx|                             ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|Empty:emptyx                                                                                                 ; Empty                             ; work         ;
;          |RArb:ra|                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|Empty:emptyx|RArb:ra                                                                                         ; RArb                              ; work         ;
;       |PlayAdjacentEdge:adjacentx|               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|PlayAdjacentEdge:adjacentx                                                                                   ; PlayAdjacentEdge                  ; work         ;
;       |Select4:comb|                             ; 39 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|Select4:comb                                                                                                 ; Select4                           ; work         ;
;          |RArb:ra|                               ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|Select4:comb|RArb:ra                                                                                         ; RArb                              ; work         ;
;       |TwoInArray:blockx|                        ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|TwoInArray:blockx                                                                                            ; TwoInArray                        ; work         ;
;       |TwoInArray:winx|                          ; 19 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|TwoInArray:winx                                                                                              ; TwoInArray                        ; work         ;
;          |TwoInRow:topr|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:topr                                                                                ; TwoInRow                          ; work         ;
;    |TicTacToe_to_VGA:GFX|                        ; 330 (0)             ; 228 (0)                   ; 35968             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX                                                                                                             ; TicTacToe_to_VGA                  ; work         ;
;       |framebuffer:FB|                           ; 110 (12)            ; 160 (2)                   ; 3200              ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB                                                                                              ; framebuffer                       ; work         ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i                                                                      ; altera_pll                        ; work         ;
;          |altera_up_avalon_video_vga_timing:VGA| ; 41 (41)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA                                                        ; altera_up_avalon_video_vga_timing ; work         ;
;          |dcfifo:Data_FIFO|                      ; 57 (0)              ; 102 (0)                   ; 3200              ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO                                                                             ; dcfifo                            ; work         ;
;             |dcfifo_b3q1:auto_generated|         ; 57 (12)             ; 102 (34)                  ; 3200              ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated                                                  ; dcfifo_b3q1                       ; work         ;
;                |a_gray2bin_f9b:wrptr_g_gray2bin| ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin                  ; a_gray2bin_f9b                    ; work         ;
;                |a_gray2bin_f9b:ws_dgrp_gray2bin| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_gray2bin_f9b:ws_dgrp_gray2bin                  ; a_gray2bin_f9b                    ; work         ;
;                |a_graycounter_8ub:wrptr_g1p|     ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p                      ; a_graycounter_8ub                 ; work         ;
;                |a_graycounter_cg6:rdptr_g1p|     ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p                      ; a_graycounter_cg6                 ; work         ;
;                |alt_synch_pipe_g9l:rs_dgwp|      ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                       ; alt_synch_pipe_g9l                ; work         ;
;                   |dffpipe_1v8:dffpipe12|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ; dffpipe_1v8                       ; work         ;
;                |alt_synch_pipe_h9l:ws_dgrp|      ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                       ; alt_synch_pipe_h9l                ; work         ;
;                   |dffpipe_2v8:dffpipe16|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ; dffpipe_2v8                       ; work         ;
;                |altsyncram_7b81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 3200              ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram                         ; altsyncram_7b81                   ; work         ;
;                |dffpipe_0v8:ws_brp|              ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp                               ; dffpipe_0v8                       ; work         ;
;                |dffpipe_0v8:ws_bwp|              ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_bwp                               ; dffpipe_0v8                       ; work         ;
;                |mux_5r7:rdemp_eq_comp_lsb_mux|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                    ; mux_5r7                           ; work         ;
;                |mux_5r7:rdemp_eq_comp_msb_mux|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                    ; mux_5r7                           ; work         ;
;       |rasterizer:RASTER|                        ; 48 (37)             ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER                                                                                           ; rasterizer                        ; work         ;
;          |vDFF:CTRL|                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:CTRL                                                                                 ; vDFF                              ; work         ;
;          |vDFF:R_REG|                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:R_REG                                                                                ; vDFF                              ; work         ;
;          |vDFFE:X_REG|                           ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:X_REG                                                                               ; vDFFE                             ; work         ;
;          |vDFFE:Y_REG|                           ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:Y_REG                                                                               ; vDFFE                             ; work         ;
;       |tictactoe_shader:SHADER|                  ; 172 (172)           ; 46 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER                                                                                     ; tictactoe_shader                  ; work         ;
;          |ROM:OBMP|                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP                                                                            ; ROM                               ; work         ;
;             |altsyncram:rom_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0                                                       ; altsyncram                        ; work         ;
;                |altsyncram_src1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0|altsyncram_src1:auto_generated                        ; altsyncram_src1                   ; work         ;
;          |ROM:XBMP|                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP                                                                            ; ROM                               ; work         ;
;             |altsyncram:rom_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0                                                       ; altsyncram                        ; work         ;
;                |altsyncram_tuc1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0|altsyncram_tuc1:auto_generated                        ; altsyncram_tuc1                   ; work         ;
;          |vDFF:S_CTRL1|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL1                                                                        ; vDFF                              ; work         ;
;          |vDFF:S_CTRL2|                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL2                                                                        ; vDFF                              ; work         ;
;          |vDFFE:S_X|                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_X                                                                           ; vDFFE                             ; work         ;
;          |vDFFE:S_Y|                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_Y                                                                           ; vDFFE                             ; work         ;
;          |vDFFE:XCD|                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XCD                                                                           ; vDFFE                             ; work         ;
;          |vDFFE:XD|                              ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD                                                                            ; vDFFE                             ; work         ;
;          |vDFFE:YCD|                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:YCD                                                                           ; vDFFE                             ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 25           ; 128          ; 25           ; 3200  ; None                                  ;
; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0|altsyncram_src1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; db/lab3_top.ram0_ROM_d8c22375.hdl.mif ;
; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0|altsyncram_tuc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[4]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[5]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[7]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[6]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[3]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[2]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[1]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|ws_dgrp_reg[0]                                              ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 42                                                                                                   ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Register name                                                                                                 ; Reason for Removal                   ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------+
; TicTacToe_to_VGA:GFX|framebuffer:FB|vDFF:counter|out[0..31]                                                   ; Stuck at GND due to stuck port clock ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[7] ; Lost fanout                          ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[7] ; Lost fanout                          ;
; Total Number of Removed Registers = 34                                                                        ;                                      ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 255   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                      ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------+---------+
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|counter5a0 ; 10      ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|counter8a0 ; 7       ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p|parity6    ; 6       ;
; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 6                                                                                 ;         ;
+------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                    ; Type ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|data[0..15] ; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|rom_rtl_0 ; RAM  ;
; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|data[0..15] ; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|rom_rtl_0 ; RAM  ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA|line_counter[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD|out[1]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|shader_addr[0]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|shader_addr[4]                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|Mux1                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------+
; Assignment                            ; Value                  ; From ; To                             ;
+---------------------------------------+------------------------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                    ;
+---------------------------------------+------------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0|altsyncram_src1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0|altsyncram_tuc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe:GameLogic|Empty:emptyx|RArb:ra ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe:GameLogic|Select4:comb|RArb:ra ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 36    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameState:State|vDFF:xmov ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameState:State|vDFF:xreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameState:State|vDFF:oreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:CTRL ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:X_REG ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:Y_REG ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:R_REG ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFF:S_CTRL2 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_X ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:S_Y ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                            ;
; addr_width     ; 10    ; Signed Integer                                                            ;
; file_name      ; X.bin ; String                                                                    ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                            ;
; addr_width     ; 10    ; Signed Integer                                                            ;
; file_name      ; O.bin ; String                                                                    ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XCD ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:YCD ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                     ;
+--------------------------------------+------------------------+------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                   ;
; fractional_vco_multiplier            ; false                  ; String                                   ;
; pll_type                             ; General                ; String                                   ;
; pll_subtype                          ; General                ; String                                   ;
; number_of_clocks                     ; 1                      ; Signed Integer                           ;
; operation_mode                       ; direct                 ; String                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                           ;
; data_rate                            ; 0                      ; Signed Integer                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                           ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                   ;
; phase_shift0                         ; 0 ps                   ; String                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency1              ; 0 ps                   ; String                                   ;
; phase_shift1                         ; 0 ps                   ; String                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency2              ; 0 ps                   ; String                                   ;
; phase_shift2                         ; 0 ps                   ; String                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency3              ; 0 ps                   ; String                                   ;
; phase_shift3                         ; 0 ps                   ; String                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency4              ; 0 ps                   ; String                                   ;
; phase_shift4                         ; 0 ps                   ; String                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency5              ; 0 ps                   ; String                                   ;
; phase_shift5                         ; 0 ps                   ; String                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency6              ; 0 ps                   ; String                                   ;
; phase_shift6                         ; 0 ps                   ; String                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency7              ; 0 ps                   ; String                                   ;
; phase_shift7                         ; 0 ps                   ; String                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency8              ; 0 ps                   ; String                                   ;
; phase_shift8                         ; 0 ps                   ; String                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency9              ; 0 ps                   ; String                                   ;
; phase_shift9                         ; 0 ps                   ; String                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                           ;
; output_clock_frequency10             ; 0 ps                   ; String                                   ;
; phase_shift10                        ; 0 ps                   ; String                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency11             ; 0 ps                   ; String                                   ;
; phase_shift11                        ; 0 ps                   ; String                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency12             ; 0 ps                   ; String                                   ;
; phase_shift12                        ; 0 ps                   ; String                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency13             ; 0 ps                   ; String                                   ;
; phase_shift13                        ; 0 ps                   ; String                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency14             ; 0 ps                   ; String                                   ;
; phase_shift14                        ; 0 ps                   ; String                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency15             ; 0 ps                   ; String                                   ;
; phase_shift15                        ; 0 ps                   ; String                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency16             ; 0 ps                   ; String                                   ;
; phase_shift16                        ; 0 ps                   ; String                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                           ;
; output_clock_frequency17             ; 0 ps                   ; String                                   ;
; phase_shift17                        ; 0 ps                   ; String                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                           ;
; clock_name_0                         ;                        ; String                                   ;
; clock_name_1                         ;                        ; String                                   ;
; clock_name_2                         ;                        ; String                                   ;
; clock_name_3                         ;                        ; String                                   ;
; clock_name_4                         ;                        ; String                                   ;
; clock_name_5                         ;                        ; String                                   ;
; clock_name_6                         ;                        ; String                                   ;
; clock_name_7                         ;                        ; String                                   ;
; clock_name_8                         ;                        ; String                                   ;
; clock_name_global_0                  ; false                  ; String                                   ;
; clock_name_global_1                  ; false                  ; String                                   ;
; clock_name_global_2                  ; false                  ; String                                   ;
; clock_name_global_3                  ; false                  ; String                                   ;
; clock_name_global_4                  ; false                  ; String                                   ;
; clock_name_global_5                  ; false                  ; String                                   ;
; clock_name_global_6                  ; false                  ; String                                   ;
; clock_name_global_7                  ; false                  ; String                                   ;
; clock_name_global_8                  ; false                  ; String                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                           ;
; m_cnt_bypass_en                      ; false                  ; String                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                           ;
; n_cnt_bypass_en                      ; false                  ; String                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                           ;
; pll_slf_rst                          ; false                  ; String                                   ;
; pll_bw_sel                           ; low                    ; String                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                   ;
+--------------------------------------+------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|vDFF:counter ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 25          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_b3q1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA ;
+-------------------------+------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                            ;
+-------------------------+------------+---------------------------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                                  ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                  ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                  ;
; H_SYNC                  ; 96         ; Signed Integer                                                                  ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                  ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                  ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                  ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                  ;
; V_SYNC                  ; 2          ; Signed Integer                                                                  ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                  ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                  ;
; PW                      ; 10         ; Signed Integer                                                                  ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                 ;
; LW                      ; 10         ; Signed Integer                                                                  ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                 ;
+-------------------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                           ;
+------------------------------------+---------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                        ;
; WIDTH_A                            ; 16                                    ; Untyped                                        ;
; WIDTHAD_A                          ; 10                                    ; Untyped                                        ;
; NUMWORDS_A                         ; 1024                                  ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; WIDTH_B                            ; 1                                     ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                        ;
; INIT_FILE                          ; db/lab3_top.ram0_ROM_d8c22375.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_src1                       ; Untyped                                        ;
+------------------------------------+---------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                           ;
+------------------------------------+---------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                        ;
; WIDTH_A                            ; 16                                    ; Untyped                                        ;
; WIDTHAD_A                          ; 10                                    ; Untyped                                        ;
; NUMWORDS_A                         ; 1024                                  ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                        ;
; WIDTH_B                            ; 1                                     ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                        ;
; INIT_FILE                          ; db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_tuc1                       ; Untyped                                        ;
+------------------------------------+---------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                      ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 1                                                    ;
; Entity Instance            ; TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                           ;
;     -- LPM_WIDTH           ; 25                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                   ;
;     -- USE_EAB             ; ON                                                   ;
+----------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                          ;
; Entity Instance                           ; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"                                ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select[3..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[1..0]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[1..0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[1..0]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i"                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fboutclk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|vDFFE:XD"                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "TicTacToe_to_VGA:GFX" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; next_position ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 255                         ;
;     ENA               ; 88                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 55                          ;
;     plain             ; 102                         ;
; arriav_lcell_comb     ; 497                         ;
;     arith             ; 91                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 10                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 381                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 59                          ;
;         5 data inputs ; 90                          ;
;         6 data inputs ; 160                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 54                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 57                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Sep 23 19:43:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/vga.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/vga.v Line: 32
Info (12021): Found 4 design units, including 4 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/tictactoe_to_vga.v
    Info (12023): Found entity 1: TicTacToe_to_VGA File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 30
    Info (12023): Found entity 2: rasterizer File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 79
    Info (12023): Found entity 3: tictactoe_shader File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 118
    Info (12023): Found entity 4: framebuffer File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 252
Info (12021): Found 12 design units, including 12 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/tictactoe.v
    Info (12023): Found entity 1: RArb File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 80
    Info (12023): Found entity 2: TicTacToe File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 89
    Info (12023): Found entity 3: TwoInArray File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 102
    Info (12023): Found entity 4: TwoInRow File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 136
    Info (12023): Found entity 5: Empty File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 146
    Info (12023): Found entity 6: Select4 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 155
    Info (12023): Found entity 7: TestTic File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 166
    Info (12023): Found entity 8: DetectWinner File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 208
    Info (12023): Found entity 9: DetectWinner_tb File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 235
    Info (12023): Found entity 10: PlayAdjacentEdge File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 293
    Info (12023): Found entity 11: PlayAdjacentEdge_tb File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 313
    Info (12023): Found entity 12: gameplay_tb File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 356
Info (12021): Found 1 design units, including 1 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/lab3_top.v
    Info (12023): Found entity 1: lab3_top File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/game_state.v
    Info (12023): Found entity 1: GameState File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/game_state.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file /users/nusai/desktop/2nd year/cpen 211/lab3/ff.v
    Info (12023): Found entity 1: vDFF File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 35
    Info (12023): Found entity 2: vDFFE File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 48
    Info (12023): Found entity 3: ROM File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 62
    Info (12023): Found entity 4: RAM File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at tictactoe_to_vga.v(298): created implicit net for "VGA_CLOCK" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 298
Info (12127): Elaborating entity "lab3_top" for the top level hierarchy
Info (12128): Elaborating entity "TicTacToe" for hierarchy "TicTacToe:GameLogic" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 25
Info (12128): Elaborating entity "TwoInArray" for hierarchy "TicTacToe:GameLogic|TwoInArray:winx" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 94
Info (12128): Elaborating entity "TwoInRow" for hierarchy "TicTacToe:GameLogic|TwoInArray:winx|TwoInRow:topr" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 110
Info (12128): Elaborating entity "Empty" for hierarchy "TicTacToe:GameLogic|Empty:emptyx" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 96
Info (12128): Elaborating entity "RArb" for hierarchy "TicTacToe:GameLogic|Empty:emptyx|RArb:ra" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 151
Info (12128): Elaborating entity "PlayAdjacentEdge" for hierarchy "TicTacToe:GameLogic|PlayAdjacentEdge:adjacentx" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 97
Info (12128): Elaborating entity "Select4" for hierarchy "TicTacToe:GameLogic|Select4:comb" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 98
Info (12128): Elaborating entity "RArb" for hierarchy "TicTacToe:GameLogic|Select4:comb|RArb:ra" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe.v Line: 160
Info (12128): Elaborating entity "GameState" for hierarchy "GameState:State" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 39
Info (12128): Elaborating entity "vDFF" for hierarchy "GameState:State|vDFF:xmov" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/game_state.v Line: 14
Info (12128): Elaborating entity "DetectWinner" for hierarchy "DetectWinner:Wins" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 46
Info (12128): Elaborating entity "TicTacToe_to_VGA" for hierarchy "TicTacToe_to_VGA:GFX" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 72
Info (12128): Elaborating entity "rasterizer" for hierarchy "TicTacToe_to_VGA:GFX|rasterizer:RASTER" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 45
Info (12128): Elaborating entity "vDFF" for hierarchy "TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFF:CTRL" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 88
Info (12128): Elaborating entity "vDFFE" for hierarchy "TicTacToe_to_VGA:GFX|rasterizer:RASTER|vDFFE:X_REG" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 92
Info (12128): Elaborating entity "tictactoe_shader" for hierarchy "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 60
Warning (10230): Verilog HDL assignment warning at tictactoe_to_vga.v(166): truncated value with size 32 to match size of target (10) File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 166
Warning (10230): Verilog HDL assignment warning at tictactoe_to_vga.v(169): truncated value with size 32 to match size of target (10) File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 169
Info (12128): Elaborating entity "ROM" for hierarchy "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 179
Warning (10850): Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 74
Warning (10030): Net "rom.data_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Warning (10030): Net "rom.waddr_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Warning (10030): Net "rom.we_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Info (12128): Elaborating entity "ROM" for hierarchy "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 183
Warning (10850): Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 74
Warning (10030): Net "rom.data_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Warning (10030): Net "rom.waddr_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Warning (10030): Net "rom.we_a" at ff.v(71) has no driver or initial value, using a default initial value '0' File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/ff.v Line: 71
Info (12128): Elaborating entity "framebuffer" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 76
Info (12128): Elaborating entity "altera_pll" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 293
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 293
Info (12133): Instantiated megafunction "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 293
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vDFF" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|vDFF:counter" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 298
Info (12128): Elaborating entity "dcfifo" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 318
Info (12130): Elaborated megafunction instantiation "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 318
Info (12133): Instantiated megafunction "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 318
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_b3q1.tdf
    Info (12023): Found entity 1: dcfifo_b3q1 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_b3q1" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf
    Info (12023): Found entity 1: a_gray2bin_f9b File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_gray2bin_f9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_f9b" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_gray2bin_f9b:wrptr_g_gray2bin" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf
    Info (12023): Found entity 1: a_graycounter_cg6 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_graycounter_cg6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_cg6" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_cg6:rdptr_g1p" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf
    Info (12023): Found entity 1: a_graycounter_8ub File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/a_graycounter_8ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8ub" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|a_graycounter_8ub:wrptr_g1p" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7b81.tdf
    Info (12023): Found entity 1: altsyncram_7b81 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_7b81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7b81" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|altsyncram_7b81:fifo_ram" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_g9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_g9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|dffpipe_0v8:ws_brp" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|cmpr_su5:rdempty_eq_comp1_lsb" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|dcfifo:Data_FIFO|dcfifo_b3q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/dcfifo_b3q1.tdf Line: 92
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/tictactoe_to_vga.v Line: 389
Warning (10230): Verilog HDL assignment warning at vga.v(204): truncated value with size 32 to match size of target (10) File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/vga.v Line: 204
Warning (10230): Verilog HDL assignment warning at vga.v(205): truncated value with size 32 to match size of target (10) File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/vga.v Line: 205
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab3_top.ram0_ROM_d8c22375.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif
Info (12130): Elaborated megafunction instantiation "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab3_top.ram0_ROM_d8c22375.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_src1.tdf
    Info (12023): Found entity 1: altsyncram_src1 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_src1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_d8c22375.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_d8c22375.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tuc1.tdf
    Info (12023): Found entity 1: altsyncram_tuc1 File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/altsyncram_tuc1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/Quartus project/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 4
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 2
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/nusai/Desktop/2nd Year/CPEN 211/lab3/lab3_top.v Line: 3
Info (21057): Implemented 751 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 639 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 599 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Mon Sep 23 19:43:20 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36


