(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-11-09T20:29:18Z")
 (DESIGN "dedo_v01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "dedo_v01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COUNT_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SPD_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tensor_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RVT_COMMAND_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxInt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM2_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM1_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt RxInt.interrupt (11.469:11.469:11.469))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (7.186:7.186:7.186))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.next \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_0 (6.005:6.005:6.005))
    (INTERCONNECT Net_192.q \\ADC_TS\:IRQ\\.interrupt (8.793:8.793:8.793))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:EOCSts\\.status_0 (5.874:5.874:5.874))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (4.349:4.349:4.349))
    (INTERCONNECT Net_234.q Tx_1\(0\).pin_input (7.067:7.067:7.067))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (5.291:5.291:5.291))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (5.291:5.291:5.291))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (5.866:5.866:5.866))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (6.780:6.780:6.780))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (5.866:5.866:5.866))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (5.297:5.297:5.297))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (5.866:5.866:5.866))
    (INTERCONNECT \\ADC\:ADC_SAR\\.eof_udb \\ADC\:IRQ\\.interrupt (7.641:7.641:7.641))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (6.283:6.283:6.283))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (6.286:6.286:6.286))
    (INTERCONNECT PM2_input\(1\).fb \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (5.279:5.279:5.279))
    (INTERCONNECT Net_339.q PM2_HA_ISR.interrupt (5.176:5.176:5.176))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM2_DirCounter\:isr\\.interrupt (6.979:6.979:6.979))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM1_DirCounter\:isr\\.interrupt (4.994:4.994:4.994))
    (INTERCONNECT ClockBlock.dclk_5 COUNT_ISR.interrupt (5.597:5.597:5.597))
    (INTERCONNECT Net_690.q PM1_HA_ISR.interrupt (7.195:7.195:7.195))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_339.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_690.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_6 RVT_COMMAND_ISR.interrupt (5.595:5.595:5.595))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.591:6.591:6.591))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (6.591:6.591:6.591))
    (INTERCONNECT PM1_input\(1\).fb \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.681:5.681:5.681))
    (INTERCONNECT ClockBlock.dclk_4 SPD_COMMAND_ISR.interrupt (5.128:5.128:5.128))
    (INTERCONNECT ClockBlock.dclk_4 tensor_control_isr.interrupt (4.400:4.400:4.400))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:ADC_SAR\\.clk_udb (8.308:8.308:8.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (5.101:5.101:5.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (6.824:6.824:6.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (5.908:5.908:5.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (9.657:9.657:9.657))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (10.242:10.242:10.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (5.104:5.104:5.104))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (10.801:10.801:10.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (5.104:5.104:5.104))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (10.709:10.709:10.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (5.113:5.113:5.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (8.962:8.962:8.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (5.908:5.908:5.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (5.908:5.908:5.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (8.962:8.962:8.962))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (10.716:10.716:10.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (5.927:5.927:5.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (5.927:5.927:5.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (6.824:6.824:6.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (10.716:10.716:10.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (10.716:10.716:10.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (4.851:4.851:4.851))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (4.824:4.824:4.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (10.801:10.801:10.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (9.657:9.657:9.657))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (6.824:6.824:6.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (10.709:10.709:10.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (10.801:10.801:10.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.242:10.242:10.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (4.851:4.851:4.851))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (5.927:5.927:5.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (4.849:4.849:4.849))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (5.113:5.113:5.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (4.851:4.851:4.851))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (4.849:4.849:4.849))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (10.242:10.242:10.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (4.824:4.824:4.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (10.716:10.716:10.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (9.657:9.657:9.657))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (4.824:4.824:4.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (6.824:6.824:6.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (5.101:5.101:5.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (5.113:5.113:5.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (5.927:5.927:5.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (4.849:4.849:4.849))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (10.709:10.709:10.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (4.824:4.824:4.824))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (10.242:10.242:10.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (10.709:10.709:10.709))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (5.101:5.101:5.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (3.877:3.877:3.877))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.654:9.654:9.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (5.908:5.908:5.908))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (10.801:10.801:10.801))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (4.851:4.851:4.851))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_8 (2.299:2.299:2.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.742:5.742:5.742))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (7.524:7.524:7.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (6.298:6.298:6.298))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (10.110:10.110:10.110))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (7.528:7.528:7.528))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (10.091:10.091:10.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (7.528:7.528:7.528))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (10.145:10.145:10.145))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (7.535:7.535:7.535))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (9.082:9.082:9.082))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (9.082:9.082:9.082))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (10.155:10.155:10.155))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (10.155:10.155:10.155))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (10.155:10.155:10.155))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (10.091:10.091:10.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (10.145:10.145:10.145))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (10.091:10.091:10.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (10.110:10.110:10.110))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (7.535:7.535:7.535))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (6.298:6.298:6.298))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (10.110:10.110:10.110))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (10.155:10.155:10.155))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (8.934:8.934:8.934))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (4.741:4.741:4.741))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (7.524:7.524:7.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (7.535:7.535:7.535))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (4.043:4.043:4.043))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (3.090:3.090:3.090))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (10.145:10.145:10.145))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (3.084:3.084:3.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (6.298:6.298:6.298))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (6.298:6.298:6.298))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (10.110:10.110:10.110))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (10.145:10.145:10.145))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (7.524:7.524:7.524))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (5.343:5.343:5.343))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (9.095:9.095:9.095))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.091:10.091:10.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (2.964:2.964:2.964))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.481:5.481:5.481))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (3.460:3.460:3.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (9.237:9.237:9.237))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (5.051:5.051:5.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (9.764:9.764:9.764))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (8.323:8.323:8.323))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (9.776:9.776:9.776))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (10.871:10.871:10.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (4.158:4.158:4.158))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (10.854:10.854:10.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (4.158:4.158:4.158))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (6.927:6.927:6.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (9.790:9.790:9.790))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (8.323:8.323:8.323))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (8.323:8.323:8.323))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (9.790:9.790:9.790))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (7.688:7.688:7.688))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (8.340:8.340:8.340))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (8.340:8.340:8.340))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (9.237:9.237:9.237))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (7.688:7.688:7.688))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (7.688:7.688:7.688))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (7.239:7.239:7.239))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (9.764:9.764:9.764))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (10.854:10.854:10.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (9.764:9.764:9.764))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (9.776:9.776:9.776))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (9.237:9.237:9.237))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (10.854:10.854:10.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (10.871:10.871:10.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (8.340:8.340:8.340))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (7.269:7.269:7.269))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (6.927:6.927:6.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (7.269:7.269:7.269))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (5.051:5.051:5.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (10.871:10.871:10.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (7.239:7.239:7.239))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (7.688:7.688:7.688))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (9.776:9.776:9.776))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (7.239:7.239:7.239))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (9.237:9.237:9.237))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (3.460:3.460:3.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (6.927:6.927:6.927))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (8.340:8.340:8.340))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (7.269:7.269:7.269))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (7.239:7.239:7.239))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (5.051:5.051:5.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (5.051:5.051:5.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (10.871:10.871:10.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (3.460:3.460:3.460))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (6.038:6.038:6.038))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (9.764:9.764:9.764))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (8.323:8.323:8.323))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (10.854:10.854:10.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (7.262:7.262:7.262))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_6 (4.765:4.765:4.765))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_6 (4.009:4.009:4.009))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (6.302:6.302:6.302))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (4.774:4.774:4.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (8.622:8.622:8.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (8.624:8.624:8.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (6.706:6.706:6.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (9.434:9.434:9.434))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (6.706:6.706:6.706))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (7.230:7.230:7.230))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (8.608:8.608:8.608))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (8.608:8.608:8.608))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (8.273:8.273:8.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (8.273:8.273:8.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (6.440:6.440:6.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (4.008:4.008:4.008))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (8.622:8.622:8.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (9.434:9.434:9.434))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (8.622:8.622:8.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (8.624:8.624:8.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (9.434:9.434:9.434))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (6.440:6.440:6.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (8.273:8.273:8.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (6.854:6.854:6.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (7.230:7.230:7.230))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (6.440:6.440:6.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (6.854:6.854:6.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (4.774:4.774:4.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (9.683:9.683:9.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (8.624:8.624:8.624))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (9.731:9.731:9.731))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (6.302:6.302:6.302))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (7.230:7.230:7.230))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (8.273:8.273:8.273))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (6.854:6.854:6.854))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (4.008:4.008:4.008))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (7.403:7.403:7.403))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (4.774:4.774:4.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (4.008:4.008:4.008))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (4.774:4.774:4.774))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (9.676:9.676:9.676))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (6.302:6.302:6.302))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (4.008:4.008:4.008))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (8.622:8.622:8.622))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (8.839:8.839:8.839))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (9.434:9.434:9.434))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (6.440:6.440:6.440))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_4 (7.396:7.396:7.396))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_4 (6.708:6.708:6.708))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (10.209:10.209:10.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (7.390:7.390:7.390))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (10.466:10.466:10.466))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.321:10.321:10.321))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (11.151:11.151:11.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (8.396:8.396:8.396))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (11.131:11.131:11.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (8.396:8.396:8.396))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (11.161:11.161:11.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (5.427:5.427:5.427))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (10.451:10.451:10.451))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (10.451:10.451:10.451))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (11.169:11.169:11.169))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (9.305:9.305:9.305))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (9.305:9.305:9.305))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (10.209:10.209:10.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (11.169:11.169:11.169))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (11.169:11.169:11.169))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (8.636:8.636:8.636))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (8.617:8.617:8.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (10.466:10.466:10.466))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (11.131:11.131:11.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (10.466:10.466:10.466))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (10.321:10.321:10.321))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (10.209:10.209:10.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (11.161:11.161:11.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (11.131:11.131:11.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (11.151:11.151:11.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (8.636:8.636:8.636))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (9.305:9.305:9.305))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (8.633:8.633:8.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (5.427:5.427:5.427))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (8.636:8.636:8.636))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (8.633:8.633:8.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (7.390:7.390:7.390))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (11.151:11.151:11.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (8.617:8.617:8.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (11.169:11.169:11.169))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (10.321:10.321:10.321))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (8.617:8.617:8.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (10.209:10.209:10.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (5.427:5.427:5.427))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (9.305:9.305:9.305))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (8.633:8.633:8.633))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (11.161:11.161:11.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.617:8.617:8.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (7.390:7.390:7.390))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (7.390:7.390:7.390))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (11.151:11.151:11.151))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (11.161:11.161:11.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (4.539:4.539:4.539))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (10.466:10.466:10.466))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (9.295:9.295:9.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (11.131:11.131:11.131))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (8.636:8.636:8.636))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_2 (3.590:3.590:3.590))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_2 (3.606:3.606:3.606))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (4.465:4.465:4.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (6.654:6.654:6.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (3.598:3.598:3.598))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (9.987:9.987:9.987))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (5.737:5.737:5.737))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (10.397:10.397:10.397))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (8.352:8.352:8.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (4.210:4.210:4.210))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (4.210:4.210:4.210))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (4.487:4.487:4.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (10.971:10.971:10.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (5.737:5.737:5.737))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (5.737:5.737:5.737))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (10.971:10.971:10.971))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (11.767:11.767:11.767))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (5.756:5.756:5.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (5.756:5.756:5.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (6.654:6.654:6.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (11.767:11.767:11.767))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (11.767:11.767:11.767))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (4.677:4.677:4.677))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (4.658:4.658:4.658))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (9.987:9.987:9.987))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (9.987:9.987:9.987))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (10.397:10.397:10.397))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (6.654:6.654:6.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (8.352:8.352:8.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (4.677:4.677:4.677))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (5.756:5.756:5.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (5.316:5.316:5.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (4.487:4.487:4.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (4.677:4.677:4.677))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (5.316:5.316:5.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (3.598:3.598:3.598))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (8.352:8.352:8.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (4.658:4.658:4.658))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (11.767:11.767:11.767))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (10.397:10.397:10.397))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (4.658:4.658:4.658))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (6.654:6.654:6.654))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (4.465:4.465:4.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (4.487:4.487:4.487))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (5.756:5.756:5.756))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (5.316:5.316:5.316))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (4.658:4.658:4.658))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (3.598:3.598:3.598))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (3.598:3.598:3.598))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (8.352:8.352:8.352))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (4.465:4.465:4.465))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (9.987:9.987:9.987))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (5.737:5.737:5.737))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (8.333:8.333:8.333))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (4.677:4.677:4.677))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_0 (8.224:8.224:8.224))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_0 (8.242:8.242:8.242))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (10.467:10.467:10.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (11.196:11.196:11.196))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (10.279:10.279:10.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (14.490:14.490:14.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (14.490:14.490:14.490))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (11.703:11.703:11.703))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (3.718:3.718:3.718))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (10.279:10.279:10.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (10.279:10.279:10.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (3.718:3.718:3.718))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (5.184:5.184:5.184))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (10.295:10.295:10.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (10.295:10.295:10.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (11.196:11.196:11.196))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (5.184:5.184:5.184))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (5.184:5.184:5.184))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (9.214:9.214:9.214))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (7.954:7.954:7.954))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (11.196:11.196:11.196))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (9.214:9.214:9.214))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (10.295:10.295:10.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (9.212:9.212:9.212))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (11.703:11.703:11.703))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (9.214:9.214:9.214))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (9.212:9.212:9.212))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (5.184:5.184:5.184))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (3.716:3.716:3.716))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (11.196:11.196:11.196))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (10.467:10.467:10.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (11.703:11.703:11.703))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (10.295:10.295:10.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (9.212:9.212:9.212))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (7.954:7.954:7.954))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (9.191:9.191:9.191))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (7.954:7.954:7.954))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (8.245:8.245:8.245))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (5.181:5.181:5.181))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (10.467:10.467:10.467))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (7.954:7.954:7.954))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (10.279:10.279:10.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (9.214:9.214:9.214))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.q tension_PIN\(0\).pin_input (6.237:6.237:6.237))
    (INTERCONNECT \\ADC_TS\:TempBuf\\.termout \\ADC_TS\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS\:TempBuf\\.dmareq (9.803:9.803:9.803))
    (INTERCONNECT \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.938:2.938:2.938))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_192.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.main_0 (2.775:2.775:2.775))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.enable (5.238:5.238:5.238))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 Net_192.clk_en (4.153:4.153:4.153))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clk_en (2.298:2.298:2.298))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clk_en (4.152:4.152:4.152))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clk_en (4.153:4.153:4.153))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.load (2.636:2.636:2.636))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_1 (4.134:4.134:4.134))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.q Net_192.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_11 (6.306:6.306:6.306))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.main_0 (7.181:7.181:7.181))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_9 (6.585:6.585:6.585))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.main_0 (7.299:7.299:7.299))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_7 (6.691:6.691:6.691))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_7 (6.685:6.685:6.685))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.691:6.691:6.691))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_5 (8.115:8.115:8.115))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_5 (7.551:7.551:7.551))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.main_0 (8.115:8.115:8.115))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_3 (6.634:6.634:6.634))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_3 (6.647:6.647:6.647))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.main_0 (6.634:6.634:6.634))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_1 (8.731:8.731:8.731))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_1 (10.205:10.205:10.205))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.main_0 (5.650:5.650:5.650))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_192.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_TS\:SAR\:ADC_SAR\\.clk_udb (7.817:7.817:7.817))
    (INTERCONNECT \\ADC_TS\:FinalBuf\\.termout \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.in (7.095:7.095:7.095))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.610:2.610:2.610))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.610:2.610:2.610))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (3.658:3.658:3.658))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (4.673:4.673:4.673))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (3.179:3.179:3.179))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.670:4.670:4.670))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Net_1275\\.main_1 (4.673:4.673:4.673))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.580:2.580:2.580))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_530\\.main_2 (2.590:2.590:2.590))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_611\\.main_2 (2.590:2.590:2.590))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.799:2.799:2.799))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.788:2.788:2.788))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.938:2.938:2.938))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.196:6.196:6.196))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.229:5.229:5.229))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Net_1275\\.main_0 (5.789:5.789:5.789))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.316:2.316:2.316))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.920:2.920:2.920))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.422:3.422:3.422))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (5.100:5.100:5.100))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Net_1203\\.main_1 (2.632:2.632:2.632))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.750:8.750:8.750))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (8.894:8.894:8.894))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251\\.main_0 (6.560:6.560:6.560))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251_split\\.main_0 (6.562:6.562:6.562))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_530\\.main_1 (8.886:8.886:8.886))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_611\\.main_1 (8.886:8.886:8.886))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251_split\\.q \\PM1_DirCounter\:Net_1251\\.main_7 (2.300:2.300:2.300))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (7.702:7.702:7.702))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.922:8.922:8.922))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1203\\.main_0 (8.889:8.889:8.889))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251\\.main_1 (3.772:3.772:3.772))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251_split\\.main_1 (3.779:3.779:3.779))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1260\\.main_0 (3.772:3.772:3.772))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_2 (7.714:7.714:7.714))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_0 (8.894:8.894:8.894))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_0 (8.889:8.889:8.889))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_0 (8.894:8.894:8.894))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_530\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_611\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\PM1_DirCounter\:Net_530\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PM1_DirCounter\:Net_611\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1203\\.main_4 (3.607:3.607:3.607))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251\\.main_4 (11.383:11.383:11.383))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251_split\\.main_4 (10.165:10.165:10.165))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1260\\.main_1 (11.383:11.383:11.383))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_3 (14.235:14.235:14.235))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_3 (4.279:4.279:4.279))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_3 (3.607:3.607:3.607))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_3 (4.279:4.279:4.279))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.602:2.602:2.602))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (2.604:2.604:2.604))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (2.604:2.604:2.604))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_2 (6.394:6.394:6.394))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_2 (7.769:7.769:7.769))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_2 (7.759:7.759:7.759))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_1 (5.850:5.850:5.850))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_3 (4.108:4.108:4.108))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_1 (6.394:6.394:6.394))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_1 (5.850:5.850:5.850))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_3 (8.670:8.670:8.670))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_3 (4.378:4.378:4.378))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_3 (4.377:4.377:4.377))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_2 (9.223:9.223:9.223))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_3 (4.388:4.388:4.388))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_2 (8.670:8.670:8.670))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_2 (9.223:9.223:9.223))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1203\\.main_6 (4.086:4.086:4.086))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251\\.main_6 (9.034:9.034:9.034))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251_split\\.main_6 (8.490:8.490:8.490))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1260\\.main_3 (9.034:9.034:9.034))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_5 (4.086:4.086:4.086))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_5 (4.086:4.086:4.086))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_5 (4.086:4.086:4.086))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1203\\.main_5 (4.260:4.260:4.260))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251\\.main_5 (9.146:9.146:9.146))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251_split\\.main_5 (8.584:8.584:8.584))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1260\\.main_2 (9.146:9.146:9.146))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_4 (3.569:3.569:3.569))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_4 (4.260:4.260:4.260))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_4 (3.569:3.569:3.569))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (3.671:3.671:3.671))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (4.242:4.242:4.242))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.547:2.547:2.547))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.548:2.548:2.548))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.609:3.609:3.609))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.607:3.607:3.607))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (4.501:4.501:4.501))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.321:2.321:2.321))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.321:2.321:2.321))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.322:2.322:2.322))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.322:2.322:2.322))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.342:2.342:2.342))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.327:2.327:2.327))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.317:2.317:2.317))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (3.646:3.646:3.646))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.658:3.658:3.658))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.778:2.778:2.778))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.766:2.766:2.766))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.665:3.665:3.665))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (5.869:5.869:5.869))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_690.main_0 (6.787:6.787:6.787))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (5.842:5.842:5.842))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (9.504:9.504:9.504))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (10.027:10.027:10.027))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (7.908:7.908:7.908))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (7.329:7.329:7.329))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (4.408:4.408:4.408))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.840:3.840:3.840))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.786:2.786:2.786))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.773:2.773:2.773))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (6.544:6.544:6.544))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (6.536:6.536:6.536))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (6.544:6.544:6.544))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Net_1275\\.main_1 (6.536:6.536:6.536))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.436:3.436:3.436))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_530\\.main_2 (7.382:7.382:7.382))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_611\\.main_2 (7.382:7.382:7.382))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (6.594:6.594:6.594))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.594:6.594:6.594))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.925:2.925:2.925))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (7.424:7.424:7.424))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.710:5.710:5.710))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.122:5.122:5.122))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.122:5.122:5.122))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Net_1275\\.main_0 (7.424:7.424:7.424))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.208:6.208:6.208))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Net_1203\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (7.861:7.861:7.861))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (5.518:5.518:5.518))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251_split\\.main_0 (6.633:6.633:6.633))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_530\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_611\\.main_1 (10.694:10.694:10.694))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251_split\\.q \\PM2_DirCounter\:Net_1251\\.main_7 (3.648:3.648:3.648))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (9.112:9.112:9.112))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.505:9.505:9.505))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1203\\.main_0 (8.941:8.941:8.941))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251\\.main_1 (4.706:4.706:4.706))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251_split\\.main_1 (8.513:8.513:8.513))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1260\\.main_0 (4.706:4.706:4.706))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_2 (9.800:9.800:9.800))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_0 (8.479:8.479:8.479))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_0 (4.745:4.745:4.745))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_0 (8.479:8.479:8.479))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_530\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_611\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Net_530\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_0 (4.405:4.405:4.405))
    (INTERCONNECT \\PM2_DirCounter\:Net_611\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_1 (4.391:4.391:4.391))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1203\\.main_4 (3.438:3.438:3.438))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251\\.main_4 (8.881:8.881:8.881))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251_split\\.main_4 (3.272:3.272:3.272))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1260\\.main_1 (8.881:8.881:8.881))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_3 (9.520:9.520:9.520))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_3 (3.441:3.441:3.441))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_3 (8.324:8.324:8.324))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_3 (3.441:3.441:3.441))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_2 (5.228:5.228:5.228))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_2 (2.888:2.888:2.888))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_2 (5.637:5.637:5.637))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_1 (6.189:6.189:6.189))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_1 (6.189:6.189:6.189))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_3 (6.429:6.429:6.429))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_3 (2.924:2.924:2.924))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_3 (5.151:5.151:5.151))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_2 (6.446:6.446:6.446))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_2 (2.919:2.919:2.919))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_2 (6.446:6.446:6.446))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1203\\.main_6 (5.904:5.904:5.904))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251\\.main_6 (2.607:2.607:2.607))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251_split\\.main_6 (5.352:5.352:5.352))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1260\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_5 (4.906:4.906:4.906))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_5 (2.601:2.601:2.601))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_5 (4.906:4.906:4.906))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1203\\.main_5 (4.676:4.676:4.676))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251\\.main_5 (5.086:5.086:5.086))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251_split\\.main_5 (4.129:4.129:4.129))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1260\\.main_2 (5.086:5.086:5.086))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_4 (3.253:3.253:3.253))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_4 (5.099:5.099:5.099))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_4 (3.253:3.253:3.253))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (3.385:3.385:3.385))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (4.367:4.367:4.367))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (5.343:5.343:5.343))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (7.343:7.343:7.343))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (7.902:7.902:7.902))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (6.956:6.956:6.956))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.895:2.895:2.895))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.895:2.895:2.895))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.894:2.894:2.894))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.894:2.894:2.894))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.913:2.913:2.913))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.913:2.913:2.913))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.912:2.912:2.912))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.912:2.912:2.912))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.906:2.906:2.906))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.906:2.906:2.906))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.907:2.907:2.907))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM2_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.305:2.305:2.305))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.782:4.782:4.782))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.340:5.340:5.340))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (3.091:3.091:3.091))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.943:2.943:2.943))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (3.106:3.106:3.106))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.666:3.666:3.666))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (6.495:6.495:6.495))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (3.685:3.685:3.685))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_339.main_0 (7.310:7.310:7.310))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (8.728:8.728:8.728))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (9.600:9.600:9.600))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (10.148:10.148:10.148))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (11.803:11.803:11.803))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (10.783:10.783:10.783))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.524:6.524:6.524))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.516:2.516:2.516))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.516:2.516:2.516))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (4.224:4.224:4.224))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (3.307:3.307:3.307))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (3.307:3.307:3.307))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.260:2.260:2.260))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (4.095:4.095:4.095))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (3.178:3.178:3.178))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (3.178:3.178:3.178))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (2.530:2.530:2.530))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (2.530:2.530:2.530))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (3.308:3.308:3.308))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.230:4.230:4.230))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (3.288:3.288:3.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (3.288:3.288:3.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (3.295:3.295:3.295))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (2.252:2.252:2.252))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.252:2.252:2.252))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.249:2.249:2.249))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (2.879:2.879:2.879))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.272:3.272:3.272))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (3.356:3.356:3.356))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (2.619:2.619:2.619))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.392:3.392:3.392))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (3.066:3.066:3.066))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (4.653:4.653:4.653))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (4.653:4.653:4.653))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (3.066:3.066:3.066))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.066:3.066:3.066))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (3.066:3.066:3.066))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (4.653:4.653:4.653))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (3.585:3.585:3.585))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.924:2.924:2.924))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (4.233:4.233:4.233))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (3.785:3.785:3.785))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (8.036:8.036:8.036))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (3.797:3.797:3.797))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (8.036:8.036:8.036))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (7.315:7.315:7.315))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.127:5.127:5.127))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (3.815:3.815:3.815))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (3.815:3.815:3.815))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (7.329:7.329:7.329))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (4.379:4.379:4.379))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.315:7.315:7.315))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (7.619:7.619:7.619))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (5.956:5.956:5.956))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (7.619:7.619:7.619))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (9.588:9.588:9.588))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (9.649:9.649:9.649))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (9.649:9.649:9.649))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (9.588:9.588:9.588))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (9.588:9.588:9.588))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (9.588:9.588:9.588))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (9.649:9.649:9.649))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.536:9.536:9.536))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (9.307:9.307:9.307))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (6.395:6.395:6.395))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (6.745:6.745:6.745))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (5.264:5.264:5.264))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.337:4.337:4.337))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (5.952:5.952:5.952))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (9.889:9.889:9.889))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (7.197:7.197:7.197))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (7.219:7.219:7.219))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (7.219:7.219:7.219))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (10.791:10.791:10.791))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (7.241:7.241:7.241))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (9.889:9.889:9.889))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (10.791:10.791:10.791))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.740:6.740:6.740))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (9.255:9.255:9.255))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (9.255:9.255:9.255))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (9.821:9.821:9.821))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (3.336:3.336:3.336))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (3.879:3.879:3.879))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (8.294:8.294:8.294))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (4.077:4.077:4.077))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (4.077:4.077:4.077))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (8.304:8.304:8.304))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (4.046:4.046:4.046))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (8.294:8.294:8.294))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (8.304:8.304:8.304))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (8.603:8.603:8.603))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_234.main_0 (2.535:2.535:2.535))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM2_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PM1_DIR\(0\)_PAD PM1_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_BRAKEn\(0\)_PAD PM1_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_ENABLE\(0\)_PAD PM1_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(0\)_PAD PM1_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(1\)_PAD PM1_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_BRAKEn\(0\)_PAD PM2_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_DIR\(0\)_PAD PM2_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_ENABLE\(0\)_PAD PM2_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(0\)_PAD PM2_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(1\)_PAD PM2_input\(1\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
