{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680569199560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680569199561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:46:39 2023 " "Processing started: Mon Apr 03 21:46:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680569199561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680569199561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680569199561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1680569200109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2bits-behavior " "Found design unit 1: cont2bits-behavior" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200920 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2bits " "Found entity 1: cont2bits" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser4bits " "Found entity 1: regUser4bits" {  } { { "regUser4bits.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont1bit-behavior " "Found design unit 1: cont1bit-behavior" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200933 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont1bit " "Found entity 1: cont1bit" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-behavior " "Found design unit 1: reg1bit-behavior" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200938 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod5x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod5x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod5x6 " "Found entity 1: decod5x6" {  } { { "decod5x6.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod_reguser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod_reguser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod_regUser " "Found entity 1: reg_decod_regUser" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_todos " "Found entity 1: display_todos" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_sincrono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btn_sincrono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 btn_Sincrono " "Found entity 1: btn_Sincrono" {  } { { "btn_Sincrono.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569200962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680569200962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_decod_regUser " "Elaborating entity \"reg_decod_regUser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680569201034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_Sincrono btn_Sincrono:inst7 " "Elaborating entity \"btn_Sincrono\" for hierarchy \"btn_Sincrono:inst7\"" {  } { { "reg_decod_regUser.bdf" "inst7" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 224 -288 -192 320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst10 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst10\"" {  } { { "reg_decod_regUser.bdf" "inst10" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { -72 1040 1136 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regUser4bits regUser4bits:inst2 " "Elaborating entity \"regUser4bits\" for hierarchy \"regUser4bits:inst2\"" {  } { { "reg_decod_regUser.bdf" "inst2" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 56 384 512 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1bit regUser4bits:inst2\|reg1bit:inst3 " "Elaborating entity \"reg1bit\" for hierarchy \"regUser4bits:inst2\|reg1bit:inst3\"" {  } { { "regUser4bits.bdf" "inst3" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { { 272 760 920 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod2x4 regUser4bits:inst2\|decod2x4:inst2 " "Elaborating entity \"decod2x4\" for hierarchy \"regUser4bits:inst2\|decod2x4:inst2\"" {  } { { "regUser4bits.bdf" "inst2" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { { 128 440 536 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2bits regUser4bits:inst2\|cont2bits:inst " "Elaborating entity \"cont2bits\" for hierarchy \"regUser4bits:inst2\|cont2bits:inst\"" {  } { { "regUser4bits.bdf" "inst" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { { 56 176 312 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits reg4bits:inst1 " "Elaborating entity \"reg4bits\" for hierarchy \"reg4bits:inst1\"" {  } { { "reg_decod_regUser.bdf" "inst1" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 248 712 824 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.bdf 1 1 " "Using design file mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569201104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680569201104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 reg4bits:inst1\|mux2to1:inst5 " "Elaborating entity \"mux2to1\" for hierarchy \"reg4bits:inst1\|mux2to1:inst5\"" {  } { { "reg4bits.bdf" "inst5" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { { 256 232 328 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_todos display_todos:inst12 " "Elaborating entity \"display_todos\" for hierarchy \"display_todos:inst12\"" {  } { { "reg_decod_regUser.bdf" "inst12" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 224 1480 1656 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201114 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 632 680 184 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680569201115 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 504 568 616 536 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680569201115 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 552 1032 1080 584 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680569201115 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst35 " "Block or symbol \"NOT\" of instance \"inst35\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 1160 1208 184 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680569201116 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569201141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680569201141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display_todos:inst12\|display:inst19 " "Elaborating entity \"display\" for hierarchy \"display_todos:inst12\|display:inst19\"" {  } { { "display_todos.bdf" "inst19" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 496 840 936 656 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8x1.bdf 1 1 " "Using design file mux8x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680569201170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680569201170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 display_todos:inst12\|display:inst19\|mux8x1:inst99 " "Elaborating entity \"mux8x1\" for hierarchy \"display_todos:inst12\|display:inst19\|mux8x1:inst99\"" {  } { { "display.bdf" "inst99" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/display.bdf" { { 128 512 608 352 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680569201171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[6\] VCC " "Pin \"SAIDAD\[6\]\" is stuck at VCC" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 296 1672 1848 312 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[2\] GND " "Pin \"SAIDAD\[2\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 296 1672 1848 312 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[1\] GND " "Pin \"SAIDAD\[1\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 296 1672 1848 312 "SAIDAD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[6\] VCC " "Pin \"SAIDAE\[6\]\" is stuck at VCC" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 248 1672 1848 264 "SAIDAE\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[2\] GND " "Pin \"SAIDAE\[2\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 248 1672 1848 264 "SAIDAE\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[1\] GND " "Pin \"SAIDAE\[1\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 248 1672 1848 264 "SAIDAE\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[6\] VCC " "Pin \"SAIDAMD\[6\]\" is stuck at VCC" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 264 1672 1848 280 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAMD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[2\] GND " "Pin \"SAIDAMD\[2\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 264 1672 1848 280 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAMD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[1\] GND " "Pin \"SAIDAMD\[1\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 264 1672 1848 280 "SAIDAMD\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAMD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[6\] VCC " "Pin \"SAIDAME\[6\]\" is stuck at VCC" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 280 1672 1848 296 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAME[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[2\] GND " "Pin \"SAIDAME\[2\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 280 1672 1848 296 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAME[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[1\] GND " "Pin \"SAIDAME\[1\]\" is stuck at GND" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { { 280 1672 1848 296 "SAIDAME\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680569201964 "|reg_decod_regUser|SAIDAME[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680569201964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680569202143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680569202568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680569202568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680569202637 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680569202637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680569202637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680569202637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680569202691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:46:42 2023 " "Processing ended: Mon Apr 03 21:46:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680569202691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680569202691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680569202691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680569202691 ""}
