Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Feb 22 14:29:25 2025
| Host         : RyuBAI-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    1           
TIMING-16  Warning           Large setup violation                           16          
TIMING-18  Warning           Missing input or output delay                   74          
XDCB-5     Warning           Runtime inefficient way to find pin objects     1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.615      -41.066                     16                23705        0.031        0.000                      0                23682        0.000        0.000                       0                 10077  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
clk                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  CLKFBIN                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clk_100                                                                                                                                                      {0.000 5.000}        10.000          100.000         
  clk_out_OBUF                                                                                                                                                 {5.000 10.000}       10.000          100.000         
  clk_ref                                                                                                                                                      {0.000 2.500}        5.000           200.000         
sys_clk_i_0                                                                                                                                                    {0.000 5.000}        10.000          100.000         
  freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
  mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
    oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_4                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_4                                                                                                                                         {0.000 2.500}        5.000           200.000         
  pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                                                                              3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                                                                                                                                        8.751        0.000                       0                     2  
  clk_100                                                                                                                                                            3.782        0.000                      0                 2439        0.034        0.000                      0                 2439        4.146        0.000                       0                   771  
  clk_out_OBUF                                                                                                                                                                                                                                                                                                   8.408        0.000                       0                     2  
  clk_ref                                                                                                                                                            2.384        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    65  
sys_clk_i_0                                                                                                                                                                                                                                                                                                      3.000        0.000                       0                     1  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                    10  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 8.243        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               8.291        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
  mem_refclk                                                                                                                                                         1.394        0.000                      0                    2        0.283        0.000                      0                    2        0.715        0.000                       0                    10  
    oserdes_clk                                                                                                                                                      1.190        0.000                      0                    4        0.409        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 3.712        0.000                      0                   36        0.088        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                                                                                                                                                                1.029        0.000                       0                     1  
      oserdes_clkdiv_1                                                                                                                                               8.852        0.000                      0                    4        0.100        0.000                      0                    4        2.850        0.000                       0                     2  
    oserdes_clk_2                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
      oserdes_clkdiv_2                                                                                                                                               8.837        0.000                      0                   48        0.090        0.000                      0                   48        2.850        0.000                       0                    13  
    oserdes_clk_3                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    11  
      oserdes_clkdiv_3                                                                                                                                               8.872        0.000                      0                   40        0.084        0.000                      0                   40        2.850        0.000                       0                    11  
    oserdes_clk_4                                                                                                                                                    1.198        0.000                      0                    4        0.406        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv_4                                                                                                                                               3.642        0.000                      0                   36        0.084        0.000                      0                   36        0.000        0.000                       0                    11  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
    clk_pll_i                                                                                                                                                        2.543        0.000                      0                20788        0.031        0.000                      0                20788        2.850        0.000                       0                  9054  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk_100                                                                                                                                                          8.979        0.000                      0                   10                                                                        
clk_pll_i                                                                                                                                                  clk_ref                                                                                                                                                         17.384        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       -2.589      -20.558                      8                    8        0.129        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk       -2.615      -20.509                      8                    8        0.132        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.947        0.000                      0                    2        0.642        0.000                      0                    2  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.694        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.694        0.000                      0                    2        0.061        0.000                      0                    2  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.694        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.694        0.000                      0                   11        0.095        0.000                      0                   11  
oserdes_clk_4                                                                                                                                              oserdes_clkdiv_4                                                                                                                                                 1.694        0.000                      0                   15        0.095        0.000                      0                   15  
clk_100                                                                                                                                                    clk_pll_i                                                                                                                                                        9.076        0.000                      0                   10                                                                        
clk_ref                                                                                                                                                    clk_pll_i                                                                                                                                                       16.340        0.000                      0                   12        0.044        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                7.382        0.000                      0                    3        0.379        0.000                      0                    3  
**default**        clk_pll_i                                   1.259        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.925ns (16.463%)  route 4.694ns (83.537%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.558ns = ( 15.558 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.694     8.171    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X55Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.276 f  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=4, routed)           0.388     8.664    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.769 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.727     9.496    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X62Y131        LUT4 (Prop_lut4_I0_O)        0.126     9.622 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=3, routed)           1.733    11.354    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB_I_2
    RAMB36_X2Y18         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.375    15.558    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.217    15.775    
                         clock uncertainty           -0.074    15.701    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    15.136    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 0.904ns (16.450%)  route 4.591ns (83.550%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 15.487 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.694     8.171    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X55Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.276 f  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=4, routed)           0.388     8.664    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.769 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.727     9.496    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X62Y131        LUT4 (Prop_lut4_I0_O)        0.105     9.601 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           1.630    11.231    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENB_I_0
    RAMB36_X1Y19         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.304    15.487    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y19         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.217    15.704    
                         clock uncertainty           -0.074    15.630    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    15.243    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.905ns (17.199%)  route 4.357ns (82.801%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 15.559 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.694     8.171    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X55Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.276 f  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=4, routed)           0.388     8.664    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.769 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.572     9.341    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X62Y131        LUT4 (Prop_lut4_I0_O)        0.106     9.447 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           1.550    10.998    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENB_I_6
    RAMB36_X2Y19         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.376    15.559    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.217    15.776    
                         clock uncertainty           -0.074    15.702    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550    15.152    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.904ns (16.929%)  route 4.436ns (83.071%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.694     8.171    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X55Y131        LUT3 (Prop_lut3_I1_O)        0.105     8.276 f  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=4, routed)           0.388     8.664    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.769 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=6, routed)           0.572     9.341    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X62Y131        LUT4 (Prop_lut4_I0_O)        0.105     9.446 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=3, routed)           1.629    11.076    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I_4
    RAMB36_X1Y18         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.303    15.486    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y18         RAMB36E1                                     r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.217    15.703    
                         clock uncertainty           -0.074    15.629    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    15.242    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.694ns (13.407%)  route 4.482ns (86.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.557     8.034    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[32]_i_1/O
                         net (fo=33, routed)          2.773    10.912    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.266    15.448    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                         clock pessimism              0.217    15.665    
                         clock uncertainty           -0.074    15.592    
    SLICE_X62Y97         FDRE (Setup_fdre_C_CE)      -0.136    15.456    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.694ns (13.407%)  route 4.482ns (86.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.557     8.034    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[32]_i_1/O
                         net (fo=33, routed)          2.773    10.912    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.266    15.448    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]/C
                         clock pessimism              0.217    15.665    
                         clock uncertainty           -0.074    15.592    
    SLICE_X62Y97         FDRE (Setup_fdre_C_CE)      -0.136    15.456    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.694ns (13.407%)  route 4.482ns (86.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.557     8.034    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[32]_i_1/O
                         net (fo=33, routed)          2.773    10.912    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.266    15.448    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X62Y97         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]/C
                         clock pessimism              0.217    15.665    
                         clock uncertainty           -0.074    15.592    
    SLICE_X62Y97         FDRE (Setup_fdre_C_CE)      -0.136    15.456    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[32]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.809ns (35.095%)  route 3.346ns (64.905%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 15.409 - 10.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.341     5.741    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X56Y130        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.398     6.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=19, routed)          1.290     7.429    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[6].gms.ms[3]
    SLICE_X55Y123        LUT4 (Prop_lut4_I1_O)        0.234     7.663 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     7.663    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_0[1]
    SLICE_X55Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.120 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.120    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.carrynet_3
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.310 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=2, routed)           0.517     8.826    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X56Y126        LUT3 (Prop_lut3_I0_O)        0.262     9.088 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.568     9.656    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/ram_full_i_reg_2
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.268     9.924 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.971    10.895    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0_n_0
    SLICE_X55Y124        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.227    15.409    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X55Y124        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.282    15.692    
                         clock uncertainty           -0.074    15.618    
    SLICE_X55Y124        FDRE (Setup_fdre_C_D)       -0.079    15.539    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.694ns (13.784%)  route 4.341ns (86.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.557     8.034    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[32]_i_1/O
                         net (fo=33, routed)          2.632    10.770    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X65Y95         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.266    15.448    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X65Y95         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                         clock pessimism              0.217    15.665    
                         clock uncertainty           -0.074    15.592    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.168    15.424    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.694ns (13.784%)  route 4.341ns (86.216%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 15.448 - 10.000 ) 
    Source Clock Delay      (SCD):    5.736ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.318    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.336     5.736    gpif2_to_fifo32_i/clk_100_BUFG
    SLICE_X52Y127        FDRE                                         r  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDRE (Prop_fdre_C_Q)         0.379     6.115 f  gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.907     7.022    gpif2_to_fifo32_i/state__0[0]
    SLICE_X56Y127        LUT5 (Prop_lut5_I0_O)        0.105     7.127 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_2/O
                         net (fo=5, routed)           0.245     7.371    gpif2_to_fifo32_i/data_fifo_data_rx_i_2_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I2_O)        0.105     7.476 r  gpif2_to_fifo32_i/data_fifo_data_rx_i_1/O
                         net (fo=27, routed)          0.557     8.034    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X57Y132        LUT6 (Prop_lut6_I4_O)        0.105     8.139 r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[32]_i_1/O
                         net (fo=33, routed)          2.632    10.770    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X65Y95         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    D17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019    12.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.475 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.105    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    14.182 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         1.266    15.448    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X65Y95         FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                         clock pessimism              0.217    15.665    
                         clock uncertainty           -0.074    15.592    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.168    15.424    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.655%)  route 0.220ns (57.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.560     2.039    gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X62Y111        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.164     2.203 r  gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.220     2.424    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X1Y22         RAMB36E1                                     r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.869     2.638    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y22         RAMB36E1                                     r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.544     2.094    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     2.390    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.487%)  route 0.107ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.554     2.033    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X63Y119        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.128     2.161 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.107     2.268    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[19]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.544     2.084    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.102     2.186    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.567%)  route 0.183ns (56.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.554     2.033    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X65Y119        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y119        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.183     2.357    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[21]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.105    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     2.260    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.303%)  route 0.164ns (53.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.554     2.033    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X63Y119        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.164     2.338    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[14]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.544     2.084    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155     2.239    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.554     2.033    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X64Y119        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.186     2.360    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.105    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.155     2.260    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.202%)  route 0.185ns (56.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.555     2.034    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X64Y118        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y118        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.185     2.361    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[18]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.105    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     2.260    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.945%)  route 0.264ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.560     2.039    gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X62Y111        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.148     2.187 r  gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.264     2.451    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X1Y22         RAMB36E1                                     r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.869     2.638    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y22         RAMB36E1                                     r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.544     2.094    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.243     2.337    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.610%)  route 0.182ns (56.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.554     2.033    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X63Y119        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.182     2.357    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[16]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.544     2.084    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     2.239    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.560     2.039    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.141     2.180 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.236    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X59Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.831     2.600    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.560     2.039    
    SLICE_X59Y106        FDRE (Hold_fdre_C_D)         0.076     2.115    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.326%)  route 0.183ns (52.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.454    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.555     2.034    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X66Y118        FDRE                                         r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164     2.198 r  gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.183     2.381    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[22]
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.740    clk_100
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_100_BUFG_inst/O
                         net (fo=769, routed)         0.859     2.628    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X1Y48         RAMB18E1                                     r  gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.105    
    RAMB18_X1Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     2.260    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y48    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y48    gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y46    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y46    gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y22    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y22    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y25    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y25    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y19    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y19    gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X70Y120   gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X70Y120   gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X66Y137   gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X66Y137   gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y127   gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y127   gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_ctrl_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X70Y120   gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X70Y120   gpif2_to_fifo32_i/data_fifo_ctrl_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X66Y137   gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X66Y137   gpif2_to_fifo32_i/data_fifo_data_rx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X62Y126   gpif2_to_fifo32_i/data_fifo_data_tx/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y127   gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y127   gpif2_to_fifo32_i/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_OBUF
  To Clock:  clk_out_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_OBUF
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  clk_out_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  PLLE2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.590ns (28.305%)  route 1.494ns (71.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.763     7.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.244    10.426    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.282    10.709    
                         clock uncertainty           -0.067    10.642    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.423    10.219    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.590ns (28.305%)  route 1.494ns (71.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.763     7.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.244    10.426    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.282    10.709    
                         clock uncertainty           -0.067    10.642    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.423    10.219    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.590ns (28.305%)  route 1.494ns (71.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.426ns = ( 10.426 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.763     7.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.244    10.426    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.282    10.709    
                         clock uncertainty           -0.067    10.642    
    SLICE_X30Y128        FDRE (Setup_fdre_C_R)       -0.423    10.219    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.590ns (32.089%)  route 1.249ns (67.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 10.427 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.517     7.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.245    10.427    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.282    10.710    
                         clock uncertainty           -0.067    10.643    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.352    10.291    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.590ns (32.089%)  route 1.249ns (67.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 10.427 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.517     7.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.245    10.427    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.282    10.710    
                         clock uncertainty           -0.067    10.643    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.352    10.291    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.590ns (32.089%)  route 1.249ns (67.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 10.427 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.517     7.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.245    10.427    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.282    10.710    
                         clock uncertainty           -0.067    10.643    
    SLICE_X29Y128        FDRE (Setup_fdre_C_R)       -0.352    10.291    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.590ns (34.302%)  route 1.130ns (65.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.398     7.471    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.247    10.429    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.282    10.712    
                         clock uncertainty           -0.067    10.645    
    SLICE_X28Y129        FDRE (Setup_fdre_C_R)       -0.352    10.293    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.590ns (34.302%)  route 1.130ns (65.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.398     7.471    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.247    10.429    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.282    10.712    
                         clock uncertainty           -0.067    10.645    
    SLICE_X28Y129        FDRE (Setup_fdre_C_R)       -0.352    10.293    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.590ns (34.302%)  route 1.130ns (65.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.398     7.471    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.247    10.429    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.282    10.712    
                         clock uncertainty           -0.067    10.645    
    SLICE_X28Y129        FDRE (Setup_fdre_C_R)       -0.352    10.293    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref rise@5.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.590ns (34.302%)  route 1.130ns (65.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.351     5.751    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.348     6.099 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.732     6.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X30Y128        LUT2 (Prop_lut2_I0_O)        0.242     7.072 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.398     7.471    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    5.000     5.000 r  
    D17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.383     6.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.402    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.475 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.630     9.105    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.182 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.247    10.429    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.282    10.712    
                         clock uncertainty           -0.067    10.645    
    SLICE_X28Y129        FDRE (Setup_fdre_C_R)       -0.352    10.293    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         10.293    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.555     2.034    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     2.231    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.824     2.593    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.558     2.034    
    SLICE_X37Y129        FDRE (Hold_fdre_C_D)         0.075     2.109    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.128     2.163 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/Q
                         net (fo=1, routed)           0.057     2.220    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[5]
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.822     2.592    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                         clock pessimism             -0.543     2.048    
    SLICE_X29Y127        FDRE (Hold_fdre_C_D)         0.022     2.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.110     2.287    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.825     2.594    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism             -0.543     2.050    
    SLICE_X29Y129        FDRE (Hold_fdre_C_D)         0.070     2.120    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.404%)  route 0.118ns (45.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.554     2.033    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.118     2.293    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.822     2.592    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.543     2.048    
    SLICE_X29Y127        FDRE (Hold_fdre_C_D)         0.072     2.120    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.592     2.071    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X77Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.212 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.110     2.323    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X76Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.865     2.634    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X76Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.549     2.084    
    SLICE_X76Y148        FDPE (Hold_fdpe_C_D)         0.059     2.143    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.595     2.074    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X79Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.215 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.110     2.326    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X78Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.636    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X78Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.548     2.087    
    SLICE_X78Y148        FDPE (Hold_fdpe_C_D)         0.059     2.146    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.592     2.071    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X76Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDPE (Prop_fdpe_C_Q)         0.164     2.235 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.111     2.347    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X77Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.865     2.634    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X77Y148        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism             -0.549     2.084    
    SLICE_X77Y148        FDPE (Hold_fdpe_C_D)         0.070     2.154    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.001%)  route 0.172ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.172     2.349    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.824     2.593    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.523     2.069    
    SLICE_X31Y128        FDRE (Hold_fdre_C_D)         0.070     2.139    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.532%)  route 0.176ns (55.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.176     2.352    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X31Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.822     2.592    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.523     2.068    
    SLICE_X31Y127        FDRE (Hold_fdre_C_D)         0.070     2.138    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.756%)  route 0.135ns (39.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.553     2.032    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y129        FDSE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDSE (Prop_fdse_C_Q)         0.164     2.196 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.135     2.331    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X37Y129        LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     2.376    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.474     0.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.955    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.008 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.732     1.740    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.769 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.824     2.593    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.523     2.069    
    SLICE_X37Y129        FDRE (Hold_fdre_C_D)         0.092     2.161    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   clk_ref_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   PLLE2_BASE_inst/CLKOUT2
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3   PLLE2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y129    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i_0
  To Clock:  sys_clk_i_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i_0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y2        vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y7   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y1       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y7   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y1       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y2        vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y1       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y1       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y101  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y101  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y102  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y102  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y103  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y103  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y104  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y104  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y105  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y105  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.653    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    13.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     5.652    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    13.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     5.651    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    13.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     5.651    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    13.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.372ns (46.182%)  route 0.434ns (53.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.434     5.665    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    13.914    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.262ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.653    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    13.914    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  8.262    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     5.651    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    13.914    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     4.860    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     5.232 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     5.651    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    13.914    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     4.858    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y103        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.230 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.651    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    13.935    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.899     2.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.307 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.461 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     4.858    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y103        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.230 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     5.650    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854    12.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.125 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.270 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.190    14.461    
                         clock uncertainty           -0.059    14.401    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    13.935    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.935    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  8.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.528 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.528    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.457    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.633    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.763 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.963    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.434    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.633    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.763 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.963    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.434    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.633    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.763 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     2.964    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.434    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.633    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.763 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     2.964    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.434    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.631    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.761 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.961    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.631    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.761 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.961    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.630    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.760 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     2.960    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.422    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.630    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.760 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     2.960    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.422    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.339     1.185    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.380 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.470 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.631    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.761 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     2.962    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.610 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.610    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.140     2.470    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y101  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y102  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y103  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y104  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y105  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y106  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y109  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y112  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y89  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y89  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y90  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y90  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y91  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y91  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y92  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y92  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y95  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y95  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.873    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    14.163    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     5.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    14.163    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.873    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    14.165    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     5.871    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    14.163    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     5.871    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    14.163    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.086    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     5.458 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     5.879    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    14.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -5.879    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     5.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.464    14.165    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.086    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y98         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     5.458 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     5.878    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    14.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     5.871    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    14.165    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 14.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.127     3.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     4.535 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     4.689 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.391     5.080    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y90         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     5.452 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     5.871    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070    12.947    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    14.341 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    14.486 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    14.486    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.202    14.689    
                         clock uncertainty           -0.059    14.629    
    IN_FIFO_X1Y7         IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    14.165    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  8.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.619 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.619    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.548    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.723    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.853 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.053    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.525    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.723    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.853 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.053    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.525    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.723    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.853 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.525    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     2.723    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y95         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.853 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.525    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.721    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.851 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.051    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.515    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.721    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.851 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.051    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.515    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.720    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.850 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     3.050    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.513    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.720    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y91         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.850 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     3.050    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[1]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.513    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.430     1.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.471 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.561 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.721    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.851 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     3.052    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.710 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.710    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y7         IN_FIFO                                      r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.149     2.561    
    IN_FIFO_X1Y7         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.515    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y89  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y90  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y91  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y92  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y95  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y96  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y97  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y98  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.622ns (49.800%)  route 0.627ns (50.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 5.467 - 2.500 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.898     2.878    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     3.500 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.627     4.127    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.090     5.467    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.127     5.595    
                         clock uncertainty           -0.065     5.530    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     5.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 5.230 - 2.500 ) 
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.898     2.878    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     3.500 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.397     3.897    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.853     5.230    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.147     5.378    
                         clock uncertainty           -0.065     5.313    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     5.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.313ns (58.396%)  route 0.223ns (41.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.329     1.175    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.488 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.223     1.711    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.478     1.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.094     1.305    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.428    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.329     1.175    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.488 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.146     1.634    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.363     1.283    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.109     1.175    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.298    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y2     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y1     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2       vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y1     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 8.218 - 2.500 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.617 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     6.106 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     6.481    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     5.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.252 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.876 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     8.218    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.241     8.459    
                         clock uncertainty           -0.065     8.394    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.723     7.671    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 8.218 - 2.500 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.617 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     6.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     6.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     5.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.252 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.876 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     8.218    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.241     8.459    
                         clock uncertainty           -0.065     8.394    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.707     7.687    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 8.218 - 2.500 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.617 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     6.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     6.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     5.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.252 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.876 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     8.218    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.241     8.459    
                         clock uncertainty           -0.065     8.394    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.707     7.687    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 8.218 - 2.500 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.617 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     6.106 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     6.481    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     5.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.252 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     7.876 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     8.218    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.241     8.459    
                         clock uncertainty           -0.065     8.394    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.564     7.830    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.529 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     4.023    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.718 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     3.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.188     3.707    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.093     3.614    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.529 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     4.024    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.718 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     3.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.188     3.707    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.093     3.614    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.529 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.880 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.037    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.718 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     3.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.188     3.707    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.113     3.594    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.896ns
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.529 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.880 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.037    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.718 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     3.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.188     3.707    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.113     3.594    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.594    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y101  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y102  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y103  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y104  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y105  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y106  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y109  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y110  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.596ns (53.395%)  route 0.520ns (46.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.520     6.212    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.437    
                         clock uncertainty           -0.065    10.372    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.437    
                         clock uncertainty           -0.065    10.372    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[27]
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.437    
                         clock uncertainty           -0.065    10.372    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.438    
                         clock uncertainty           -0.065    10.373    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449     9.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     6.059    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[26]
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    10.437    
                         clock uncertainty           -0.065    10.372    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     9.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.360    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.413    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.253    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.272    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.413    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.253    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.272    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.413    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.253    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.272    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.611%)  route 0.149ns (51.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.149     3.363    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.413    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.253    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.272    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.252    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.271    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y101  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y102  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y103  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y104  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y105  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y106  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y109  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y110  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y112  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y121  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.330    15.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.415    
                         clock uncertainty           -0.065    15.350    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[1]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.330    15.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.415    
                         clock uncertainty           -0.065    15.350    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.330    15.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.415    
                         clock uncertainty           -0.065    15.350    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     6.048    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.330    15.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.415    
                         clock uncertainty           -0.065    15.350    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    14.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  8.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.145     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[1]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.174     3.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.240    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.259    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.145     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[2]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.174     3.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.240    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.259    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.145ns (49.478%)  route 0.148ns (50.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.145     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.174     3.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.240    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.259    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.145ns (49.310%)  route 0.149ns (50.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.145     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.149     3.360    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.174     3.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.240    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.259    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y121  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y125  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y131  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y132  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y126  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y127  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y128  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y129  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y130  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y133  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y134  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.596ns (60.412%)  route 0.391ns (39.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.391     6.082    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y125        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.338    15.223    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.434    
                         clock uncertainty           -0.065    15.369    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.920    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.096 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     5.692 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     6.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.211    15.432    
                         clock uncertainty           -0.065    15.367    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.359    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.211 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.360    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.251    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.251    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.251    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.611%)  route 0.149ns (51.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.149     3.363    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.251    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.362    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.160     3.250    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y125   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y131   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y132   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y126   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y127   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y128   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y129   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y130   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y133   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y144  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y137  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y138  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y139  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y140  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y141  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y142  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y145  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y146  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y147  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    15.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.435    
                         clock uncertainty           -0.065    15.370    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    15.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.435    
                         clock uncertainty           -0.065    15.370    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    15.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.435    
                         clock uncertainty           -0.065    15.370    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[17]
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[19]
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     6.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.436    
                         clock uncertainty           -0.065    15.371    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    14.922    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     2.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.085 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     5.681 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     6.048    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    15.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.210    15.435    
                         clock uncertainty           -0.065    15.370    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    14.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  8.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.204 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.352    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.204 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.352    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.204 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.352    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.204 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.353    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.408    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.250    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.408    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.250    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.408    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.250    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    3.066ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.066 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.066    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.207 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     3.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.158     3.249    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.268    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y137   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y138   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y139   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y140   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y141   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y142   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y145   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y146   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y147   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clk_4

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_4 rise@2.500ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 8.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.856 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     6.345 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     6.720    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     5.452    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.479 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.103 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     8.453    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.253     8.706    
                         clock uncertainty           -0.065     8.641    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.723     7.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_4 rise@2.500ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 8.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.856 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     6.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     6.703    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     5.452    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.479 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.103 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     8.453    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.253     8.706    
                         clock uncertainty           -0.065     8.641    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D1)      -0.707     7.934    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_4 rise@2.500ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 8.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.856 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     6.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368     6.703    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     5.452    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.479 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.103 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     8.453    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.253     8.706    
                         clock uncertainty           -0.065     8.641    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.707     7.934    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_4 rise@2.500ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 8.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     5.856 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     6.345 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     6.720    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     5.452    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.479 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.103 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.350     8.453    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.253     8.706    
                         clock uncertainty           -0.065     8.641    
    OLOGIC_X1Y94         ODDR (Setup_oddr_C_D2)      -0.564     8.077    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.627 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.973 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     4.121    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.824 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     4.005    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.196     3.808    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.093     3.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.627 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.973 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     4.122    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.824 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     4.005    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.196     3.808    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.093     3.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.627 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.978 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.135    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.824 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     4.005    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.196     3.808    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D1)       -0.113     3.695    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.627 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.978 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     4.135    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.824 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     4.005    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y94         ODDR                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.196     3.808    
    OLOGIC_X1Y94         ODDR (Hold_oddr_C_D2)       -0.113     3.695    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.440    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_4
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y94  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y94  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y88  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y89  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y90  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y91  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y92  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y95  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y96  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y97  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.596ns (49.840%)  route 0.600ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 10.464 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q3[1])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q3[1]
                         net (fo=1, routed)           0.600     6.531    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y90         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    10.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.687    
                         clock uncertainty           -0.065    10.622    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.173    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.596ns (53.252%)  route 0.523ns (46.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.523     6.454    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.685    
                         clock uncertainty           -0.065    10.620    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.685    
                         clock uncertainty           -0.065    10.620    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.685    
                         clock uncertainty           -0.065    10.620    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    10.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 10.463 - 5.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.335 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.335    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     5.931 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     6.299    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    10.463    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    10.686    
                         clock uncertainty           -0.065    10.621    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    10.172    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  3.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.309 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     3.457    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.309 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     3.457    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.309 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     3.457    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.309 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     3.458    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.523    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.355    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.374    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.523    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.355    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.374    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.523    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.355    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.374    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.171 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.171    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.312 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     3.460    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.168     3.354    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.373    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y88   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y89   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y90   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y91   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y92   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y95   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y96   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y97   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y98   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y7  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.408      BUFHCE_X1Y24     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 1.321ns (17.684%)  route 6.149ns (82.316%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.187    11.077    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X81Y68         LUT6 (Prop_lut6_I1_O)        0.261    11.338 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.338    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[12]
    SLICE_X81Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.339    13.638    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X81Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.911    
                         clock uncertainty           -0.060    13.851    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)        0.030    13.881    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.321ns (17.653%)  route 6.162ns (82.347%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.200    11.090    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X80Y68         LUT5 (Prop_lut5_I1_O)        0.261    11.351 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst_i_1/O
                         net (fo=1, routed)           0.000    11.351    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_cmb[12]
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.339    13.638    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst/C
                         clock pessimism              0.273    13.911    
                         clock uncertainty           -0.060    13.851    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.072    13.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_FPGA_DATA.FDRE_wstrb_inst
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 1.321ns (17.675%)  route 6.153ns (82.325%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.191    11.081    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X80Y68         LUT5 (Prop_lut5_I1_O)        0.261    11.342 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst_i_1/O
                         net (fo=1, routed)           0.000    11.342    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_cmb[13]
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.339    13.638    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst/C
                         clock pessimism              0.273    13.911    
                         clock uncertainty           -0.060    13.851    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.076    13.927    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.FDRE_wstrb_inst
  -------------------------------------------------------------------
                         required time                         13.927    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.321ns (17.707%)  route 6.139ns (82.293%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.178    11.068    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X78Y68         LUT5 (Prop_lut5_I1_O)        0.261    11.329 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst_i_1/O
                         net (fo=1, routed)           0.000    11.329    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wstrb_wrap_buffer_cmb[0]
    SLICE_X78Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.335    13.634    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X78Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst/C
                         clock pessimism              0.273    13.907    
                         clock uncertainty           -0.060    13.847    
    SLICE_X78Y68         FDRE (Setup_fdre_C_D)        0.074    13.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.FDRE_wstrb_inst
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.321ns (17.982%)  route 6.025ns (82.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 13.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.063    10.953    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.261    11.214 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.214    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[104]
    SLICE_X82Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.346    13.645    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X82Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.918    
                         clock uncertainty           -0.060    13.858    
    SLICE_X82Y65         FDRE (Setup_fdre_C_D)        0.030    13.888    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.888    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  2.674    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 1.321ns (18.001%)  route 6.017ns (81.999%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 13.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.056    10.945    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X82Y65         LUT6 (Prop_lut6_I1_O)        0.261    11.206 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.206    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[107]
    SLICE_X82Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.346    13.645    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X82Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.918    
                         clock uncertainty           -0.060    13.858    
    SLICE_X82Y65         FDRE (Setup_fdre_C_D)        0.032    13.890    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.321ns (18.005%)  route 6.016ns (81.995%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.054    10.944    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.261    11.205 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[75]
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.339    13.638    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X80Y68         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.911    
                         clock uncertainty           -0.060    13.851    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)        0.074    13.925    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 1.321ns (18.044%)  route 6.000ns (81.956%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 13.636 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.038    10.928    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X78Y65         LUT6 (Prop_lut6_I1_O)        0.261    11.189 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.189    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[26]
    SLICE_X78Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.337    13.636    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X78Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.909    
                         clock uncertainty           -0.060    13.849    
    SLICE_X78Y65         FDRE (Setup_fdre_C_D)        0.072    13.921    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.321ns (18.066%)  route 5.991ns (81.934%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 13.636 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.363     3.868    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y82         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.433     4.301 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst/Q
                         net (fo=23, routed)          0.962     5.263    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[33].FDRE_inst_0
    SLICE_X57Y96         LUT3 (Prop_lut3_I2_O)        0.105     5.368 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__37/O
                         net (fo=1, routed)           0.000     5.368    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/lopt_9
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.700 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.700    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/word_complete_next_wrap_qual
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.890 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst/USE_FPGA.and_inst_CARRY4/CO[2]
                         net (fo=185, routed)         5.029    10.919    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/wrap_buffer_available_reg
    SLICE_X78Y65         LUT6 (Prop_lut6_I1_O)        0.261    11.180 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.180    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[28]
    SLICE_X78Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.337    13.636    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X78Y65         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.909    
                         clock uncertainty           -0.060    13.849    
    SLICE_X78Y65         FDRE (Setup_fdre_C_D)        0.076    13.925    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_FPGA_DATA.BIT_LANE[4].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.686ns (23.165%)  route 5.592ns (76.835%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 13.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.373     3.878    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y97         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.433     4.311 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst/Q
                         net (fo=18, routed)          0.864     5.175    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[36].FDRE_inst_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I2_O)        0.105     5.280 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA.and_inst_i_1__17/O
                         net (fo=1, routed)           0.000     5.280    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[0].compare_inst/lopt_3
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.724 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/LUT_LEVEL[0].compare_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.724    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_word_inst/USE_FPGA_LAST_WORD.last_beat_curr_word
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.824 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_word_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.824    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.pop_si_data_inst/word_complete_last_word
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.924 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.pop_si_data_inst/USE_FPGA.and_inst_CARRY4/CO[3]
                         net (fo=10, routed)          0.000     5.924    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/word_complete_rest_pop
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     6.131 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_CARRY4/CO[0]
                         net (fo=185, routed)         4.728    10.859    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0
    SLICE_X80Y71         LUT6 (Prop_lut6_I0_O)        0.297    11.156 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst_i_1/O
                         net (fo=1, routed)           0.000    11.156    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/wdata_wrap_buffer_cmb[16]
    SLICE_X80Y71         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.335    13.634    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X80Y71         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst/C
                         clock pessimism              0.273    13.907    
                         clock uncertainty           -0.060    13.847    
    SLICE_X80Y71         FDRE (Setup_fdre_C_D)        0.072    13.919    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  2.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.999%)  route 0.202ns (52.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.569     1.542    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X69Y99         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]/Q
                         net (fo=1, routed)           0.202     1.885    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early2_match_rise0_r[5]
    SLICE_X69Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_1/O
                         net (fo=1, routed)           0.000     1.930    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_i_1_n_0
    SLICE_X69Y100        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.835     1.905    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X69Y100        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg/C
                         clock pessimism             -0.097     1.808    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.091     1.899    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.early2_match_rise0_and_r_reg
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/gfwd_mode.storage_data1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.560     1.534    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/aclk
    SLICE_X39Y110        FDRE                                         r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/gfwd_mode.storage_data1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/awgen_inst/aw_rslice1/gfwd_mode.storage_data1_reg[23]/Q
                         net (fo=1, routed)           0.055     1.730    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X38Y110        RAMD32                                       r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.832     1.902    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X38Y110        RAMD32                                       r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.356     1.547    
    SLICE_X38Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.694    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/aw_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.226ns (56.362%)  route 0.175ns (43.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.569     1.542    vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[61]_1
    SLICE_X44Y99         FDRE                                         r  vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.670 r  vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/Q
                         net (fo=5, routed)           0.175     1.845    vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg_1
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.943 r  vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.943    vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_i_1__1_n_0
    SLICE_X45Y100        FDRE                                         r  vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.833     1.903    vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X45Y100        FDRE                                         r  vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.097     1.806    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.092     1.898    vfifo_i/vfifo_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.325%)  route 0.170ns (40.675%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.554     1.528    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/CLK
    SLICE_X52Y115        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axaddr_reg[15]/Q
                         net (fo=4, routed)           0.170     1.839    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[28]_0[15]
    SLICE_X51Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/app_addr_r1[14]_i_2/O
                         net (fo=1, routed)           0.000     1.884    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_addr_r1_reg[14]
    SLICE_X51Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     1.946 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_addr_r1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[27]_1[11]
    SLICE_X51Y115        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.823     1.893    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X51Y115        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[14]/C
                         clock pessimism             -0.102     1.791    
    SLICE_X51Y115        FDRE (Hold_fdre_C_D)         0.105     1.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.589     1.563    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X75Y111        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r_reg/Q
                         net (fo=2, routed)           0.110     1.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r
    SLICE_X76Y110        SRL16E                                       r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.862     1.932    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X76Y110        SRL16E                                       r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2/CLK
                         clock pessimism             -0.354     1.579    
    SLICE_X76Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.762    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_r2_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.651%)  route 0.231ns (55.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.569     1.542    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X69Y98         FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.141     1.683 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]/Q
                         net (fo=2, routed)           0.231     1.914    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_259
    SLICE_X69Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.959 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.959    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1_n_0
    SLICE_X69Y100        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.835     1.905    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/CLK
    SLICE_X69Y100        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]/C
                         clock pessimism             -0.097     1.808    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.092     1.900    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.397%)  route 0.269ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.573     1.546    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X29Y98         FDRE                                         r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.269     1.956    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/ADDRD1
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.843     1.913    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/WCLK
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMA/CLK
                         clock pessimism             -0.331     1.582    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.891    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.397%)  route 0.269ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.573     1.546    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X29Y98         FDRE                                         r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.269     1.956    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/ADDRD1
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.843     1.913    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/WCLK
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMB/CLK
                         clock pessimism             -0.331     1.582    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.891    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMB
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.397%)  route 0.269ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.573     1.546    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X29Y98         FDRE                                         r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.269     1.956    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/ADDRD1
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.843     1.913    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/WCLK
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMC/CLK
                         clock pessimism             -0.331     1.582    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.891    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMC
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.397%)  route 0.269ns (65.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.573     1.546    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X29Y98         FDRE                                         r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=7, routed)           0.269     1.956    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/ADDRD1
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.843     1.913    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/WCLK
    SLICE_X30Y98         RAMD64E                                      r  vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMD/CLK
                         clock pessimism             -0.331     1.582    
    SLICE_X30Y98         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.891    vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/tid_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_1/RAMD
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y8      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y8     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y9     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y7      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y7     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y1  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.472         10.000      7.528      RAMB18_X0Y36      vfifo_i/vfifo_i/axi_vfifo_ctrl_0/U0/inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2        vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2        vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y10  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y11  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        8.979ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.855ns  (logic 0.348ns (40.711%)  route 0.507ns (59.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.507     0.855    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y113        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y113        FDRE (Setup_fdre_C_D)       -0.166     9.834    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.752%)  route 0.338ns (49.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.338     0.686    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X61Y105        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y105        FDRE (Setup_fdre_C_D)       -0.207     9.793    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.121ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.087%)  route 0.361ns (50.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.709    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y104        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y104        FDRE (Setup_fdre_C_D)       -0.170     9.830    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  9.121    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.936%)  route 0.351ns (48.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.351     0.730    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y114        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y114        FDRE (Setup_fdre_C_D)       -0.075     9.925    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.200ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.294%)  route 0.346ns (47.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.725    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y105        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y105        FDRE (Setup_fdre_C_D)       -0.075     9.925    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  9.200    

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.574ns  (logic 0.348ns (60.645%)  route 0.226ns (39.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.226     0.574    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y113        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y113        FDRE (Setup_fdre_C_D)       -0.207     9.793    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.668ns  (logic 0.433ns (64.862%)  route 0.235ns (35.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.235     0.668    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y104        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y104        FDRE (Setup_fdre_C_D)       -0.029     9.971    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.315ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.612ns  (logic 0.379ns (61.942%)  route 0.233ns (38.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     0.612    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X59Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y106        FDRE (Setup_fdre_C_D)       -0.073     9.927    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  9.315    

Slack (MET) :             9.318ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.607ns  (logic 0.379ns (62.483%)  route 0.228ns (37.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.228     0.607    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X59Y113        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y113        FDRE (Setup_fdre_C_D)       -0.075     9.925    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  9.318    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.648ns  (logic 0.379ns (58.479%)  route 0.269ns (41.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.269     0.648    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y113        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y113        FDRE (Setup_fdre_C_D)       -0.033     9.967    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  9.319    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_ref

Setup :            0  Failing Endpoints,  Worst Slack       17.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.384ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.541ns  (logic 0.379ns (14.914%)  route 2.162ns (85.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122                                     0.000     0.000 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X67Y122        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=47, routed)          2.162     2.541    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X37Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.075    19.925    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                 17.384    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            8  Failing Endpoints,  Worst Slack       -2.589ns,  Total Violation      -20.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.589ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 3.357ns (81.477%)  route 0.763ns (18.523%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 5.732 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.763     5.093    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    P1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.392 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.071    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357     5.732    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.835    
                         clock uncertainty           -0.221     5.614    
    ILOGIC_X1Y109        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.482    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                 -2.589    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 3.357ns (81.640%)  route 0.755ns (18.360%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 5.730 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.755     5.085    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    P2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.384 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.384    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.063 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.063    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.730    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.833    
                         clock uncertainty           -0.221     5.612    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.480    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.581ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 3.357ns (81.683%)  route 0.753ns (18.317%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 5.730 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.753     5.082    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.381 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.381    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.060 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.730    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y104        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.833    
                         clock uncertainty           -0.221     5.612    
    ILOGIC_X1Y104        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.480    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 -2.581    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 3.357ns (81.847%)  route 0.745ns (18.153%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 5.730 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.745     5.074    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    N2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.373 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.373    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.052 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.052    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.730    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.833    
                         clock uncertainty           -0.221     5.612    
    ILOGIC_X1Y105        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.480    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 3.357ns (81.871%)  route 0.743ns (18.129%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 5.731 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.743     5.073    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    P6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.372 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.051 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.051    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356     5.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.834    
                         clock uncertainty           -0.221     5.613    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.481    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 3.357ns (81.934%)  route 0.740ns (18.066%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 5.730 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.740     5.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    M5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.369 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.369    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.048 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.048    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.730    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.833    
                         clock uncertainty           -0.221     5.612    
    ILOGIC_X1Y103        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.480    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.554ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 3.357ns (82.204%)  route 0.727ns (17.796%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 5.731 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.727     5.056    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    N5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.034 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.034    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356     5.731    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.834    
                         clock uncertainty           -0.221     5.613    
    ILOGIC_X1Y101        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.481    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                 -2.554    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 3.357ns (82.435%)  route 0.715ns (17.565%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 5.733 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.715     5.045    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    N4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.344 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.344    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y112        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.023 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.023    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y112        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.854     3.981    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.375 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358     5.733    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y112        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     5.836    
                         clock uncertainty           -0.221     5.615    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.483    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 -2.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 1.068ns (73.388%)  route 0.387ns (26.612%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.387     2.103    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    N4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.787 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.787    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y112        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.030 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.030    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y112        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185     2.699    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y112        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.624    
                         clock uncertainty            0.221     2.845    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 1.068ns (73.184%)  route 0.391ns (26.816%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.391     2.107    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    P6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.791 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.791    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.034 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.034    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183     2.697    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y102        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.622    
                         clock uncertainty            0.221     2.843    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.899    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 1.068ns (73.041%)  route 0.394ns (26.959%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.394     2.110    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    M5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.794 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.794    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.037 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.037    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183     2.697    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y103        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.622    
                         clock uncertainty            0.221     2.843    
    ILOGIC_X1Y103        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.899    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 1.068ns (72.175%)  route 0.412ns (27.825%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.412     2.127    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    N5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.811 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.811    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.054 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     2.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y101        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.621    
                         clock uncertainty            0.221     2.842    
    ILOGIC_X1Y101        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.898    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 1.068ns (71.496%)  route 0.426ns (28.504%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.426     2.141    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.825 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.825    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.068 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.068    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183     2.697    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y104        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.622    
                         clock uncertainty            0.221     2.843    
    ILOGIC_X1Y104        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.899    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.068ns (71.365%)  route 0.429ns (28.635%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.429     2.144    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    N2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.828 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.828    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.071    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     2.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y105        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.621    
                         clock uncertainty            0.221     2.842    
    ILOGIC_X1Y105        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.898    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.068ns (71.345%)  route 0.429ns (28.655%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.429     2.144    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    P2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.828 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.828    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.071    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     2.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y106        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.621    
                         clock uncertainty            0.221     2.842    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.898    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 1.068ns (71.145%)  route 0.433ns (28.855%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.433     2.149    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    P1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.833 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.833    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.076 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.076    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.374     1.294    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.514 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184     2.698    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y109        ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.623    
                         clock uncertainty            0.221     2.844    
    ILOGIC_X1Y109        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.900    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            8  Failing Endpoints,  Worst Slack       -2.615ns,  Total Violation      -20.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 3.357ns (77.003%)  route 1.003ns (22.997%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 5.946 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.003     5.332    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    Y1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.631 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.631    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.310 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.310    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.049    
                         clock uncertainty           -0.221     5.828    
    ILOGIC_X1Y89         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 3.357ns (77.333%)  route 0.984ns (22.667%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 5.946 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.984     5.314    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    W1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.613 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.613    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.292 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.292    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.049    
                         clock uncertainty           -0.221     5.828    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.584ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 3.357ns (77.551%)  route 0.972ns (22.449%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 5.946 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.972     5.301    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    Y2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.600 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.600    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.279 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.279    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.049    
                         clock uncertainty           -0.221     5.828    
    ILOGIC_X1Y91         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 -2.584    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 3.357ns (77.949%)  route 0.950ns (22.051%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 5.946 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.950     5.279    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    W2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.578 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.578    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.257 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.257    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     5.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.049    
                         clock uncertainty           -0.221     5.828    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.696    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 3.357ns (78.288%)  route 0.931ns (21.712%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 5.949 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.931     5.261    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.560 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.560    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.239 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.239    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358     5.949    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y96         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.052    
                         clock uncertainty           -0.221     5.831    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.699    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 3.357ns (78.308%)  route 0.930ns (21.692%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 5.949 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.930     5.260    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.559 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.559    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.238 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.238    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358     5.949    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.052    
                         clock uncertainty           -0.221     5.831    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.699    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.538ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 3.357ns (78.336%)  route 0.928ns (21.664%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 5.948 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.928     5.258    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    V2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.557 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.557    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.236 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.236    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357     5.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.051    
                         clock uncertainty           -0.221     5.830    
    ILOGIC_X1Y95         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.698    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                 -2.538    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@1.250ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 3.357ns (78.366%)  route 0.927ns (21.634%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 5.949 - 1.250 ) 
    Source Clock Delay      (SCD):    3.951ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.445     3.951    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.379     4.330 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.927     5.256    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299     7.555 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.555    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     8.234 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.234    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      1.250     1.250 f  
    K4                                                0.000     1.250 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     2.036 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     3.054    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.127 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           1.070     4.197    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     5.591 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358     5.949    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_5
    ILOGIC_X1Y97         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.102     6.052    
                         clock uncertainty           -0.221     5.831    
    ILOGIC_X1Y97         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132     5.699    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          5.699    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 -2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.068ns (68.652%)  route 0.488ns (31.348%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.488     2.203    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    W2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.887 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.887    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.130 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.130    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     2.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y92         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.721    
                         clock uncertainty            0.221     2.942    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.998    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 1.068ns (68.154%)  route 0.499ns (31.846%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.499     2.215    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.899 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.899    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.142 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.142    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y96         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185     2.799    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y96         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.724    
                         clock uncertainty            0.221     2.945    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     3.001    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 1.068ns (67.907%)  route 0.505ns (32.093%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.505     2.220    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.904    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.147 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.147    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y97         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185     2.799    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y97         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.724    
                         clock uncertainty            0.221     2.945    
    ILOGIC_X1Y97         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     3.001    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.068ns (66.963%)  route 0.527ns (33.037%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.527     2.242    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.926 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.926    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.169 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.169    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185     2.799    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y98         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.724    
                         clock uncertainty            0.221     2.945    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     3.001    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 1.068ns (66.942%)  route 0.527ns (33.058%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.527     2.243    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    V2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.927 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.927    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.170 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184     2.798    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y95         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.723    
                         clock uncertainty            0.221     2.944    
    ILOGIC_X1Y95         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     3.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 1.068ns (66.140%)  route 0.547ns (33.860%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.547     2.262    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    Y2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.946 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.946    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.189 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.189    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     2.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y91         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.721    
                         clock uncertainty            0.221     2.942    
    ILOGIC_X1Y91         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.998    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 1.068ns (65.887%)  route 0.553ns (34.113%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.553     2.269    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    W1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.953 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.953    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.196 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.196    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183     2.797    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y90         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.722    
                         clock uncertainty            0.221     2.943    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.999    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 1.068ns (65.579%)  route 0.561ns (34.421%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.601     1.575    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X87Y106        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.561     2.276    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    Y1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684     2.960 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     2.960    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     3.203 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.203    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=9, routed)           0.474     1.394    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y7   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.614 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183     2.797    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y89         ISERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.075     2.722    
                         clock uncertainty            0.221     2.943    
    ILOGIC_X1Y89         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056     2.999    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        1.148ns  (logic 0.000ns (0.000%)  route 1.148ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 5.467 - 2.500 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.073 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    K4                                                0.000     1.094 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.094    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     1.916 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     2.996    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=9, routed)           1.148     4.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.090     5.467    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.102     5.570    
                         clock uncertainty           -0.219     5.350    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.168    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@2.500ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.898ns  (logic 0.000ns (0.000%)  route 0.898ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 5.230 - 2.500 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 3.073 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    K4                                                0.000     1.094 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.094    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     1.916 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     2.996    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.073 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=9, routed)           0.898     3.971    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     3.286 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     4.304    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.377 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.853     5.230    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.102     5.333    
                         clock uncertainty           -0.219     5.113    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.931    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.931    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  0.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        1.090ns  (logic 0.000ns (0.000%)  route 1.090ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    1.877ns = ( 2.971 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    K4                                                0.000     1.094 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     1.094    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     1.879 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     2.898    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.971 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=9, routed)           1.090     4.061    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.148     3.128    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.102     3.025    
                         clock uncertainty            0.219     3.245    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     3.419    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           4.061    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@2.500ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.853ns  (logic 0.000ns (0.000%)  route 0.853ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 5.378 - 2.500 ) 
    Source Clock Delay      (SCD):    1.877ns = ( 5.471 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    K4                                                0.000     3.594 f  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     3.594    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     4.379 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     5.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.471 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=9, routed)           0.853     6.324    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.898     5.378    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.102     5.275    
                         clock uncertainty            0.219     5.495    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     5.669    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -5.669    
                         arrival time                           6.324    
  -------------------------------------------------------------------
                         slack                                  0.655    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 9.885 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     5.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     7.756 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     7.756    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     9.885    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.203    10.088    
                         clock uncertainty           -0.065    10.023    
    OUT_FIFO_X1Y8        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     9.450    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     5.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     7.695 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     8.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.203    10.429    
                         clock uncertainty           -0.065    10.364    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    10.027    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     5.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     7.695 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     8.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.203    10.429    
                         clock uncertainty           -0.065    10.364    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    10.027    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     5.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     7.695 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     8.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.203    10.429    
                         clock uncertainty           -0.065    10.364    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    10.027    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 10.226 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     5.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     7.695 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     8.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    10.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.203    10.429    
                         clock uncertainty           -0.065    10.364    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    10.027    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.466ns (17.142%)  route 2.252ns (82.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 10.228 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.252     7.673    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y101        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    10.228    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y101        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    10.431    
                         clock uncertainty           -0.065    10.366    
    OLOGIC_X1Y101        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.850    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.466ns (17.857%)  route 2.144ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 10.228 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.144     7.564    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    10.228    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    10.431    
                         clock uncertainty           -0.065    10.366    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.850    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.466ns (18.701%)  route 2.026ns (81.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 10.228 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.026     7.447    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    10.228    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    10.431    
                         clock uncertainty           -0.065    10.366    
    OLOGIC_X1Y103        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.850    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.466ns (19.628%)  route 1.908ns (80.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 10.227 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.908     7.329    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    10.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    10.430    
                         clock uncertainty           -0.065    10.365    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.849    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.849    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.466ns (19.628%)  route 1.908ns (80.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 10.228 - 5.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 7.455 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     2.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     4.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.908     7.329    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y104        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848     7.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    10.228    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y104        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    10.431    
                         clock uncertainty           -0.065    10.366    
    OLOGIC_X1Y104        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516     9.850    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.850    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  2.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.162 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.162    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.233    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.155     3.078    
    OUT_FIFO_X1Y8        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.067    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.127 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     3.284    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.168    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.127 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     3.284    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.168    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.127 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     3.284    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.168    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.127 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     3.284    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.168    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.272ns (27.304%)  route 0.724ns (72.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.724     3.986    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y110        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y110        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.257    
    OLOGIC_X1Y110        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.816    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.272ns (25.710%)  route 0.786ns (74.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.786     4.048    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y109        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.815    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.272ns (25.457%)  route 0.796ns (74.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.796     4.058    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.413    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.258    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.817    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.272ns (24.153%)  route 0.854ns (75.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.854     4.116    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.815    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.272ns (22.897%)  route 0.916ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.916     4.178    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.256    
    OLOGIC_X1Y106        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.815    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    K4                                                0.000     7.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     7.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     8.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     9.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881    10.361    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.444 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.745 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.745    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000    14.875    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.202    15.077    
                         clock uncertainty           -0.065    15.012    
    OUT_FIFO_X1Y9        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    14.439    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        1.650ns  (logic 0.466ns (28.239%)  route 1.184ns (71.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 15.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=1, routed)           1.184    11.594    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.330    15.205    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.407    
                         clock uncertainty           -0.065    15.342    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.826    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.272ns (30.833%)  route 0.610ns (69.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=1, routed)           0.610     3.865    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.174     3.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.245    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.155 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.155    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=2, routed)           0.000     3.224    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.153     3.071    
    OUT_FIFO_X1Y9        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      7.500     7.500 r  
    K4                                                0.000     7.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     7.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     8.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     9.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892    10.372    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.455 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.756 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.756    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    14.885    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.203    15.088    
                         clock uncertainty           -0.065    15.023    
    OUT_FIFO_X1Y10       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    14.450    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        3.065ns  (logic 0.466ns (15.206%)  route 2.599ns (84.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.599    13.019    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.338    15.223    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y136        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.426    
                         clock uncertainty           -0.065    15.361    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.845    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.019    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.956ns  (logic 0.466ns (15.763%)  route 2.490ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.490    12.911    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y135        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.338    15.223    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y135        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.426    
                         clock uncertainty           -0.065    15.361    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.845    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.839ns  (logic 0.466ns (16.414%)  route 2.373ns (83.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.373    12.794    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y134        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.338    15.223    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.426    
                         clock uncertainty           -0.065    15.361    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.845    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.722ns  (logic 0.466ns (17.122%)  route 2.256ns (82.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.256    12.677    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.424    
                         clock uncertainty           -0.065    15.359    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.843    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.604ns  (logic 0.466ns (17.893%)  route 2.138ns (82.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.138    12.559    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.424    
                         clock uncertainty           -0.065    15.359    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.843    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -12.559    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.487ns  (logic 0.466ns (18.736%)  route 2.021ns (81.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 15.221 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.021    12.442    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.336    15.221    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.424    
                         clock uncertainty           -0.065    15.359    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.843    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.370ns  (logic 0.466ns (19.663%)  route 1.904ns (80.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.904    12.325    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.337    15.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.425    
                         clock uncertainty           -0.065    15.360    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.844    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.253ns  (logic 0.466ns (20.687%)  route 1.787ns (79.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.787    12.207    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.337    15.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.425    
                         clock uncertainty           -0.065    15.360    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.844    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -12.207    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.135ns  (logic 0.466ns (21.823%)  route 1.669ns (78.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns = ( 12.455 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.892     7.872    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.955 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.421 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.669    12.090    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.848    12.725    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.752 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.885 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.338    15.223    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.203    15.426    
                         clock uncertainty           -0.065    15.361    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.845    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  2.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.162 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.162    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.233    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.155     3.078    
    OUT_FIFO_X1Y10       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.067    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.272ns (29.081%)  route 0.663ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.663     3.925    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.255    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.814    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.272ns (28.894%)  route 0.669ns (71.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.669     3.931    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y125        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.255    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.814    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.048%)  route 0.859ns (75.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     4.121    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.255    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.814    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.272ns (22.812%)  route 0.920ns (77.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.920     4.182    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.177     3.410    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.255    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.814    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.272ns (21.697%)  route 0.982ns (78.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.982     4.244    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.409    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.254    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.272ns (20.686%)  route 1.043ns (79.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.043     4.305    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.409    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.254    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.272ns (19.765%)  route 1.104ns (80.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.104     4.366    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.409    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.254    
    OLOGIC_X1Y131        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.272ns (18.923%)  route 1.165ns (81.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.165     4.427    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.409    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.254    
    OLOGIC_X1Y132        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.272ns (18.149%)  route 1.227ns (81.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.155ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.331     1.177    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.990 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.262 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.227     4.489    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.366     1.286    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.145 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.233 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.409    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.155     3.254    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    K4                                                0.000     7.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     7.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     8.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     9.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881    10.361    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    12.444 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    12.745 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    12.745    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    14.875    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.202    15.077    
                         clock uncertainty           -0.065    15.012    
    OUT_FIFO_X1Y11       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    14.439    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.687ns  (logic 0.466ns (17.345%)  route 2.221ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.221    12.630    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.630    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.578ns  (logic 0.466ns (18.075%)  route 2.112ns (81.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.112    12.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y147        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y147        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.461ns  (logic 0.466ns (18.936%)  route 1.995ns (81.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.995    12.405    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.344ns  (logic 0.466ns (19.883%)  route 1.878ns (80.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.225ns = ( 15.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.878    12.287    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    15.225    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.427    
                         clock uncertainty           -0.065    15.362    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.846    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.105ns  (logic 0.466ns (22.135%)  route 1.639ns (77.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.639    12.049    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.428    
                         clock uncertainty           -0.065    15.363    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.847    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.988ns  (logic 0.466ns (23.441%)  route 1.522ns (76.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.522    11.932    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.351    15.226    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.428    
                         clock uncertainty           -0.065    15.363    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.847    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.871ns  (logic 0.466ns (24.910%)  route 1.405ns (75.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.405    11.815    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y140        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y140        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.815    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.771ns  (logic 0.466ns (26.319%)  route 1.305ns (73.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.305    11.714    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y138        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.753ns  (logic 0.466ns (26.576%)  route 1.287ns (73.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 12.444 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     5.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     6.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.881     7.861    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     9.944 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    10.410 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.287    11.697    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.838    12.715    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    14.742 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    14.875 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    15.227    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.202    15.429    
                         clock uncertainty           -0.065    15.364    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    14.848    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.155 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.155    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.224    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.153     3.071    
    OUT_FIFO_X1Y11       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.060    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.272ns (28.850%)  route 0.671ns (71.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.671     3.926    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y137        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y137        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.254    
    OLOGIC_X1Y137        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.272ns (28.704%)  route 0.676ns (71.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.676     3.931    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.254    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.272ns (27.134%)  route 0.730ns (72.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.730     3.985    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.254    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.272ns (25.571%)  route 0.792ns (74.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.792     4.047    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y140        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y140        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.254    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.272ns (24.178%)  route 0.853ns (75.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.853     4.108    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.406    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.253    
    OLOGIC_X1Y141        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.812    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.272ns (22.928%)  route 0.914ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.914     4.169    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.406    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.253    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.812    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.272ns (20.816%)  route 1.035ns (79.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.035     4.290    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.406    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.253    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.812    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.272ns (19.884%)  route 1.096ns (80.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.096     4.351    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.407    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.254    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.813    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.272ns (19.031%)  route 1.157ns (80.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.153ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.324     1.170    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     2.983 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.255 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.157     4.412    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y147        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.357     1.277    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.136 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.224 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.408    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y147        OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.153     3.255    
    OLOGIC_X1Y147        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.814    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 10.112 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     5.611    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.694 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     7.995 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     7.995    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.112    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.215    10.327    
                         clock uncertainty           -0.065    10.262    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573     9.689    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     5.611    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.694 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     7.934 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     8.309    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    10.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     5.611    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.694 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     7.934 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     8.309    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    10.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     5.611    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.694 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     7.934 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     8.309    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    10.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      2.500     2.500 r  
    K4                                                0.000     2.500 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     2.500    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     3.323 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     4.403    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.480 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     5.611    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.694 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     7.934 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     8.309    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    10.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.275    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.466ns (16.555%)  route 2.349ns (83.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 10.464 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.660 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.349     8.009    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y96         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    10.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y96         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.215    10.679    
                         clock uncertainty           -0.065    10.614    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.098    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.466ns (17.305%)  route 2.227ns (82.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 10.464 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.660 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.227     7.887    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    10.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.215    10.679    
                         clock uncertainty           -0.065    10.614    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.098    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.466ns (18.031%)  route 2.118ns (81.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 10.464 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.660 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.118     7.778    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.352    10.464    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.215    10.679    
                         clock uncertainty           -0.065    10.614    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.098    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.098    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.466ns (18.120%)  route 2.106ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.660 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.106     7.766    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.466ns (21.017%)  route 1.751ns (78.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 10.462 - 5.000 ) 
    Source Clock Delay      (SCD):    5.194ns = ( 7.694 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.131     3.111    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.194 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.660 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.751     7.411    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    K4                                                0.000     5.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786     5.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019     6.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           1.075     7.952    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.979 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.112 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.350    10.462    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.065    10.612    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.096    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.260    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.339    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.163     3.176    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.165    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.225 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     3.382    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.225 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     3.382    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.225 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     3.382    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.225 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     3.382    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.270    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.272ns (25.740%)  route 0.785ns (74.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.360 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.785     4.145    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.917    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.145    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.590%)  route 0.834ns (75.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.360 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.834     4.194    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.163     3.359    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.272ns (24.513%)  route 0.838ns (75.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.360 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.838     4.198    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.163     3.359    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.272ns (24.329%)  route 0.846ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.360 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.846     4.206    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.521    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.163     3.358    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.917    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.272ns (23.648%)  route 0.878ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.163ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.429     1.275    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.088 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.360 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.878     4.238    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=9, routed)           0.472     1.392    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.251 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.339 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.522    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.163     3.359    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.918    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.320    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.076ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.076ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.717ns  (logic 0.348ns (48.568%)  route 0.369ns (51.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     0.717    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X61Y113        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y113        FDRE (Setup_fdre_C_D)       -0.207     9.793    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  9.076    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.814%)  route 0.506ns (57.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X58Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.029     9.971    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  9.086    

Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     0.735    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y112        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.170     9.830    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  9.095    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.830%)  route 0.486ns (56.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.486     0.865    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y107        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)       -0.033     9.967    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.679%)  route 0.382ns (52.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y107        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y107        FDRE (Setup_fdre_C_D)       -0.166     9.834    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.927%)  route 0.465ns (55.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.465     0.844    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y112        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)       -0.029     9.971    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.794%)  route 0.353ns (48.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.353     0.732    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X59Y112        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y112        FDRE (Setup_fdre_C_D)       -0.073     9.927    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.210ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.715ns  (logic 0.379ns (52.976%)  route 0.336ns (47.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.336     0.715    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y112        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y112        FDRE (Setup_fdre_C_D)       -0.075     9.925    vfifo_i/vfifo_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  9.210    

Slack (MET) :             9.212ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.334     0.713    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X59Y107        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)       -0.075     9.925    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  9.212    

Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.619ns  (logic 0.348ns (56.211%)  route 0.271ns (43.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106                                     0.000     0.000 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.271     0.619    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y106        FDRE                                         r  vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.167     9.833    vfifo_i/vfifo_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  9.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ref
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       16.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.029ns  (logic 0.348ns (33.803%)  route 0.681ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        -2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.348     6.100 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.681     6.781    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X33Y132        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.249    23.548    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X33Y132        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.000    23.548    
                         clock uncertainty           -0.261    23.287    
    SLICE_X33Y132        FDRE (Setup_fdre_C_D)       -0.166    23.121    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.121    
                         arrival time                          -6.781    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.596ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.900ns  (logic 0.379ns (42.097%)  route 0.521ns (57.903%))
  Logic Levels:           0  
  Clock Path Skew:        -2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    5.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.355     5.755    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.379     6.134 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.521     6.655    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X35Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.245    23.544    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X35Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.000    23.544    
                         clock uncertainty           -0.261    23.283    
    SLICE_X35Y129        FDRE (Setup_fdre_C_D)       -0.032    23.251    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.251    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 16.596    

Slack (MET) :             16.611ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.660%)  route 0.509ns (57.340%))
  Logic Levels:           0  
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.131 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.509     6.640    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X36Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.245    23.544    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X36Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.000    23.544    
                         clock uncertainty           -0.261    23.283    
    SLICE_X36Y129        FDRE (Setup_fdre_C_D)       -0.032    23.251    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.251    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                 16.611    

Slack (MET) :             16.616ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.498%)  route 0.534ns (58.502%))
  Logic Levels:           0  
  Clock Path Skew:        -2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.131 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           0.534     6.665    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X34Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.247    23.546    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X34Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.000    23.546    
                         clock uncertainty           -0.261    23.285    
    SLICE_X34Y131        FDRE (Setup_fdre_C_D)       -0.004    23.281    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.281    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 16.616    

Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.914%)  route 0.504ns (57.086%))
  Logic Levels:           0  
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.131 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.504     6.635    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X34Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.245    23.544    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X34Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.000    23.544    
                         clock uncertainty           -0.261    23.283    
    SLICE_X34Y129        FDRE (Setup_fdre_C_D)       -0.004    23.279    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.279    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 16.644    

Slack (MET) :             16.652ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.740ns  (logic 0.348ns (47.033%)  route 0.392ns (52.967%))
  Logic Levels:           0  
  Clock Path Skew:        -2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.348     6.100 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.392     6.492    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.246    23.545    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X30Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.000    23.545    
                         clock uncertainty           -0.261    23.284    
    SLICE_X30Y129        FDRE (Setup_fdre_C_D)       -0.141    23.143    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.143    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 16.652    

Slack (MET) :             16.724ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.777ns  (logic 0.379ns (48.779%)  route 0.398ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        -2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    5.750ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.350     5.750    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.379     6.129 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.398     6.527    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.244    23.543    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.000    23.543    
                         clock uncertainty           -0.261    23.282    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.032    23.250    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.250    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 16.724    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.340%)  route 0.389ns (50.660%))
  Logic Levels:           0  
  Clock Path Skew:        -2.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    5.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.355     5.755    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.379     6.134 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.389     6.523    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X33Y130        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.247    23.546    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X33Y130        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.000    23.546    
                         clock uncertainty           -0.261    23.285    
    SLICE_X33Y130        FDRE (Setup_fdre_C_D)       -0.032    23.253    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.253    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.732ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.350%)  route 0.389ns (50.650%))
  Logic Levels:           0  
  Clock Path Skew:        -2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    5.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.355     5.755    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.379     6.134 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.389     6.523    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X32Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.248    23.547    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.000    23.547    
                         clock uncertainty           -0.261    23.286    
    SLICE_X32Y131        FDRE (Setup_fdre_C_D)       -0.032    23.254    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.254    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 16.732    

Slack (MET) :             16.733ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.350%)  route 0.389ns (50.650%))
  Logic Levels:           0  
  Clock Path Skew:        -2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    5.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.530    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.607 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.712     4.318    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.399 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          1.352     5.752    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.131 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           0.389     6.520    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X32Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    K4                                                0.000    20.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    20.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    20.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    21.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    21.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    22.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    22.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    23.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    20.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    22.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.246    23.545    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.000    23.545    
                         clock uncertainty           -0.261    23.284    
    SLICE_X32Y129        FDRE (Setup_fdre_C_D)       -0.032    23.252    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 16.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.555     2.034    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y128        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.098     2.273    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X33Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.822     1.893    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X33Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.000     1.893    
                         clock uncertainty            0.261     2.154    
    SLICE_X33Y127        FDRE (Hold_fdre_C_D)         0.075     2.229    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.612%)  route 0.155ns (52.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.557     2.036    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.141     2.177 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.155     2.333    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X33Y130        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.826     1.896    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X33Y130        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.000     1.896    
                         clock uncertainty            0.261     2.157    
    SLICE_X33Y130        FDRE (Hold_fdre_C_D)         0.075     2.232    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.338%)  route 0.170ns (54.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.557     2.036    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.141     2.177 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.170     2.347    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X31Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.825     1.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X31Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.000     1.895    
                         clock uncertainty            0.261     2.156    
    SLICE_X31Y129        FDRE (Hold_fdre_C_D)         0.075     2.231    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.064%)  route 0.179ns (55.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.557     2.036    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.141     2.177 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.179     2.356    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X32Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.827     1.897    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y131        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.000     1.897    
                         clock uncertainty            0.261     2.158    
    SLICE_X32Y131        FDRE (Hold_fdre_C_D)         0.075     2.233    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.064%)  route 0.179ns (55.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           0.179     2.355    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X32Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.825     1.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.000     1.895    
                         clock uncertainty            0.261     2.156    
    SLICE_X32Y129        FDRE (Hold_fdre_C_D)         0.075     2.231    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.792%)  route 0.181ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.555     2.034    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.181     2.356    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.822     1.893    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X32Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.000     1.893    
                         clock uncertainty            0.261     2.154    
    SLICE_X32Y127        FDRE (Hold_fdre_C_D)         0.075     2.229    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.026%)  route 0.220ns (60.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.557     2.036    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.141     2.177 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.220     2.398    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X35Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.824     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X35Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.000     1.894    
                         clock uncertainty            0.261     2.155    
    SLICE_X35Y129        FDRE (Hold_fdre_C_D)         0.075     2.230    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.823%)  route 0.171ns (57.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.128     2.163 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.171     2.334    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X30Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.825     1.895    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X30Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.000     1.895    
                         clock uncertainty            0.261     2.156    
    SLICE_X30Y129        FDRE (Hold_fdre_C_D)         0.006     2.162    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.161%)  route 0.238ns (62.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.238     2.415    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X36Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.824     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X36Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.000     1.894    
                         clock uncertainty            0.261     2.155    
    SLICE_X36Y129        FDRE (Hold_fdre_C_D)         0.075     2.230    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_ref rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.887%)  route 0.231ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D17                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.726    clk_IBUF
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.776 r  PLLE2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.677     1.454    clk_ref
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk_ref_BUFG_inst/O
                         net (fo=63, routed)          0.556     2.035    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     2.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.231     2.408    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X34Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.824     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X34Y129        FDRE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.000     1.894    
                         clock uncertainty            0.261     2.155    
    SLICE_X34Y129        FDRE (Hold_fdre_C_D)         0.060     2.215    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        7.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.433ns (19.715%)  route 1.763ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.417     3.923    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X76Y121        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDPE (Prop_fdpe_C_Q)         0.433     4.356 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/Q
                         net (fo=46, routed)          1.763     6.119    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SS[0]
    SLICE_X83Y122        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.322    13.621    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X83Y122        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.271    13.893    
                         clock uncertainty           -0.060    13.832    
    SLICE_X83Y122        FDCE (Recov_fdce_C_CLR)     -0.331    13.501    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         13.501    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.379ns (37.891%)  route 0.621ns (62.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 13.623 - 10.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.427     3.933    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X85Y123        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDPE (Prop_fdpe_C_Q)         0.379     4.312 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/Q
                         net (fo=19, routed)          0.621     4.933    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y127        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.324    13.623    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y127        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.271    13.895    
                         clock uncertainty           -0.060    13.834    
    SLICE_X86Y127        FDCE (Recov_fdce_C_CLR)     -0.331    13.503    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.379ns (47.670%)  route 0.416ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 13.619 - 10.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.823     0.823 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.080     1.903    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.980 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     3.070    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     3.176 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     3.901    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     0.976 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     2.424    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.505 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.427     3.933    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X85Y123        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDPE (Prop_fdpe_C_Q)         0.379     4.312 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/Q
                         net (fo=19, routed)          0.416     4.728    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]
    SLICE_X84Y123        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000    10.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.786    10.786 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.019    11.804    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.877 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    12.835    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    12.904 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    13.589    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    10.841 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    12.222    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.299 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        1.320    13.619    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/CLK
    SLICE_X84Y123        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.289    13.909    
                         clock uncertainty           -0.060    13.848    
    SLICE_X84Y123        FDCE (Recov_fdce_C_CLR)     -0.258    13.590    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  8.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.378%)  route 0.184ns (56.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.588     1.562    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X85Y123        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/Q
                         net (fo=19, routed)          0.184     1.887    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]
    SLICE_X84Y123        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.856     1.927    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/CLK
    SLICE_X84Y123        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.353     1.575    
    SLICE_X84Y123        FDCE (Remov_fdce_C_CLR)     -0.067     1.508    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.248%)  route 0.296ns (67.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.588     1.562    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X85Y123        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14/Q
                         net (fo=19, routed)          0.296     1.999    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y127        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.859     1.930    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y127        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.331     1.600    
    SLICE_X86Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.508    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.366%)  route 0.903ns (84.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.355     0.355 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.440     0.796    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.846 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.240    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     1.260 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.529    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     0.449 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.948    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.974 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.581     1.555    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK
    SLICE_X76Y121        FDPE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDPE (Prop_fdpe_C_Q)         0.164     1.719 f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5/Q
                         net (fo=46, routed)          0.903     2.622    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SS[0]
    SLICE_X83Y122        FDCE                                         f  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_i_0 (IN)
                         net (fo=0)                   0.000     0.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/sys_clk_i
    K4                   IBUF (Prop_ibuf_I_O)         0.386     0.386 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.481     0.867    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.920 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.357    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     1.400 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.894    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     0.498 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.042    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.071 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9052, routed)        0.859     1.929    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X83Y122        FDCE                                         r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.331     1.599    
    SLICE_X83Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.507    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.115    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.741ns  (logic 0.379ns (10.131%)  route 3.362ns (89.869%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122                                     0.000     0.000 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X67Y122        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=47, routed)          3.362     3.741    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.488ns  (logic 0.379ns (15.234%)  route 2.109ns (84.766%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122                                     0.000     0.000 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X67Y122        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=47, routed)          2.109     2.488    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    vfifo_i/vfifo_i/mig_7series_0/u_vfifo_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  2.512    





