[07/15 17:51:58      0s] 
[07/15 17:51:58      0s] Cadence Innovus(TM) Implementation System.
[07/15 17:51:58      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/15 17:51:58      0s] 
[07/15 17:51:58      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/15 17:51:58      0s] Options:	
[07/15 17:51:58      0s] Date:		Mon Jul 15 17:51:58 2024
[07/15 17:51:58      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[07/15 17:51:58      0s] OS:		CentOS Linux 7 (Core)
[07/15 17:51:58      0s] 
[07/15 17:51:58      0s] License:
[07/15 17:51:58      0s] 		[17:51:58.088537] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[07/15 17:51:58      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/15 17:51:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/15 17:52:14      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:52:16     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/15 17:52:16     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:52:16     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/15 17:52:16     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/15 17:52:16     10s] @(#)CDS: CPE v21.18-s053
[07/15 17:52:16     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/15 17:52:16     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/15 17:52:16     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/15 17:52:16     10s] @(#)CDS: RCDB 11.15.0
[07/15 17:52:16     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/15 17:52:16     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/15 17:52:16     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22476_phoenix_saul_5vLz8O.

[07/15 17:52:16     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[07/15 17:52:19     11s] 
[07/15 17:52:19     11s] **INFO:  MMMC transition support version v31-84 
[07/15 17:52:19     11s] 
[07/15 17:52:19     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/15 17:52:19     11s] <CMD> suppressMessage ENCEXT-2799
[07/15 17:52:19     11s] <CMD> getVersion
[07/15 17:52:20     11s] [INFO] Loading PVS 23.10 fill procedures
[07/15 17:52:20     11s] <CMD> win
[07/15 17:52:47     12s] <CMD> encMessage warning 0
[07/15 17:52:47     12s] Suppress "**WARN ..." messages.
[07/15 17:52:47     12s] <CMD> encMessage debug 0
[07/15 17:52:47     12s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn_placed_cts_routed}
[07/15 17:52:47     12s] #% Begin load design ... (date=07/15 17:52:47, mem=817.4M)
[07/15 17:52:47     12s] Set Default Input Pin Transition as 0.1 ps.
[07/15 17:52:47     12s] Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Jul 15 17:02:36 2024'.
[07/15 17:52:48     12s] % Begin Load MMMC data ... (date=07/15 17:52:48, mem=822.7M)
[07/15 17:52:48     12s] % End Load MMMC data ... (date=07/15 17:52:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=823.3M, current mem=823.3M)
[07/15 17:52:48     12s] Reading tech data from OA library 'FEOADesignlib' ...
[07/15 17:52:48     12s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 17:52:48     12s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 17:52:48     12s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[07/15 17:52:48     12s] Set DBUPerIGU to M2 pitch 560.
[07/15 17:52:48     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 17:52:48     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 17:52:48     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 17:52:48     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[07/15 17:52:48     12s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[07/15 17:52:48     12s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/15 17:52:48     12s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 17:52:48     12s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[07/15 17:52:48     12s] Reading OA reference library 'D_CELLS_JI3V' ...
[07/15 17:52:48     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 17:52:48     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 17:52:48     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[07/15 17:52:48     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[07/15 17:52:48     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[07/15 17:52:48     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[07/15 17:52:48     13s] Reading OA reference library 'ASKA_DIG' ...
[07/15 17:52:48     13s] Reading OA reference library 'FEOADesignlib' ...
[07/15 17:52:48     13s] Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/viewDefinition.tcl
[07/15 17:52:48     13s] Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
[07/15 17:52:48     13s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
[07/15 17:52:48     13s] Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
[07/15 17:52:48     13s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
[07/15 17:52:48     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=902.3M, current mem=853.2M)
[07/15 17:52:48     13s] *** End library_loading (cpu=0.01min, real=0.00min, mem=7.0M, fe_cpu=0.22min, fe_real=0.83min, fe_mem=1046.1M) ***
[07/15 17:52:48     13s] Reading EMH from OA ...
[07/15 17:52:48     13s] Created 304 new cells from 2 timing libraries.
[07/15 17:52:48     13s] 
[07/15 17:52:48     13s] *** Memory Usage v#1 (Current mem = 1046.082M, initial mem = 478.105M) ***
[07/15 17:52:48     13s] Set top cell to aska_dig.
[07/15 17:52:48     13s] Hooked 608 DB cells to tlib cells.
[07/15 17:52:48     13s] ** Removed 1 unused lib cells.
[07/15 17:52:48     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=864.8M, current mem=864.8M)
[07/15 17:52:48     13s] Starting recursive module instantiation check.
[07/15 17:52:48     13s] No recursion found.
[07/15 17:52:48     13s] Building hierarchical netlist for Cell aska_dig ...
[07/15 17:52:48     13s] *** Netlist is unique.
[07/15 17:52:48     13s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[07/15 17:52:48     13s] ** info: there are 607 modules.
[07/15 17:52:48     13s] ** info: there are 1398 stdCell insts.
[07/15 17:52:48     13s] 
[07/15 17:52:48     13s] *** Memory Usage v#1 (Current mem = 1094.508M, initial mem = 478.105M) ***
[07/15 17:52:48     13s] *info: set bottom ioPad orient R0
[07/15 17:52:48     13s] Start create_tracks
[07/15 17:52:49     13s] Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/gui.pref.tcl ...
[07/15 17:52:49     13s] ##  Process: 180           (User Set)               
[07/15 17:52:49     13s] ##     Node: (not set)                           
[07/15 17:52:49     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/15 17:52:49     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[07/15 17:52:49     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/15 17:52:49     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[07/15 17:52:49     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/15 17:52:49     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/15 17:52:49     13s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[07/15 17:52:49     13s] Type 'man IMPOPT-3602' for more detail.
[07/15 17:52:49     13s] Effort level <high> specified for reg2reg path_group
[07/15 17:52:49     13s] Slack adjustment of -0 applied on reg2reg path_group
[07/15 17:52:49     13s] Slack adjustment of -0 applied on <default> path group
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[07/15 17:52:49     13s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/15 17:52:49     13s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/15 17:52:49     13s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] viaInitial starts at Mon Jul 15 17:52:49 2024
viaInitial ends at Mon Jul 15 17:52:49 2024
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[07/15 17:52:49     13s] AAE_INFO: switching -siAware from false to true ...
[07/15 17:52:49     13s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 17:52:49     13s] addRing command will ignore shorts while creating rings.
[07/15 17:52:49     13s] addRing command will disallow rings to go over rows.
[07/15 17:52:49     13s] addRing command will consider rows while creating rings.
[07/15 17:52:49     13s] The ring targets are set to core/block ring wires.
[07/15 17:52:49     13s] addStripe will allow jog to connect padcore ring and block ring.
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] Stripes will not extend to closest target.
[07/15 17:52:49     13s] When breaking rings, the power planner will consider the existence of blocks.
[07/15 17:52:49     13s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/15 17:52:49     13s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/15 17:52:49     13s] Stripes will not be created over regions without power planning wires.
[07/15 17:52:49     13s] Offset for stripe breaking is set to 0.
[07/15 17:52:49     13s] Stripes will stop at the boundary of the specified area.
[07/15 17:52:49     13s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/15 17:52:49     13s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/15 17:52:49     13s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/15 17:52:49     13s] Change floorplan default-technical-site to 'core_ji3v'.
[07/15 17:52:49     13s] Extraction setup Delayed 
[07/15 17:52:49     13s] *Info: initialize multi-corner CTS.
[07/15 17:52:49     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.6M, current mem=891.2M)
[07/15 17:52:49     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 17:52:49     13s] Summary for sequential cells identification: 
[07/15 17:52:49     13s]   Identified SBFF number: 33
[07/15 17:52:49     13s]   Identified MBFF number: 0
[07/15 17:52:49     13s]   Identified SB Latch number: 0
[07/15 17:52:49     13s]   Identified MB Latch number: 0
[07/15 17:52:49     13s]   Not identified SBFF number: 0
[07/15 17:52:49     13s]   Not identified MBFF number: 0
[07/15 17:52:49     13s]   Not identified SB Latch number: 0
[07/15 17:52:49     13s]   Not identified MB Latch number: 0
[07/15 17:52:49     13s]   Number of sequential cells which are not FFs: 43
[07/15 17:52:49     13s] Total number of combinational cells: 147
[07/15 17:52:49     13s] Total number of sequential cells: 76
[07/15 17:52:49     13s] Total number of tristate cells: 8
[07/15 17:52:49     13s] Total number of level shifter cells: 0
[07/15 17:52:49     13s] Total number of power gating cells: 0
[07/15 17:52:49     13s] Total number of isolation cells: 0
[07/15 17:52:49     13s] Total number of power switch cells: 0
[07/15 17:52:49     13s] Total number of pulse generator cells: 0
[07/15 17:52:49     13s] Total number of always on buffers: 0
[07/15 17:52:49     13s] Total number of retention cells: 0
[07/15 17:52:49     13s] Total number of physical cells: 72
[07/15 17:52:49     13s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 17:52:49     13s] Total number of usable buffers: 9
[07/15 17:52:49     13s] List of unusable buffers:
[07/15 17:52:49     13s] Total number of unusable buffers: 0
[07/15 17:52:49     13s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 17:52:49     13s] Total number of usable inverters: 9
[07/15 17:52:49     13s] List of unusable inverters:
[07/15 17:52:49     13s] Total number of unusable inverters: 0
[07/15 17:52:49     13s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 17:52:49     13s] Total number of identified usable delay cells: 8
[07/15 17:52:49     13s] List of identified unusable delay cells:
[07/15 17:52:49     13s] Total number of identified unusable delay cells: 0
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Deleting Cell Server End ...
[07/15 17:52:49     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.3M, current mem=1151.3M)
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/15 17:52:49     13s] Summary for sequential cells identification: 
[07/15 17:52:49     13s]   Identified SBFF number: 33
[07/15 17:52:49     13s]   Identified MBFF number: 0
[07/15 17:52:49     13s]   Identified SB Latch number: 0
[07/15 17:52:49     13s]   Identified MB Latch number: 0
[07/15 17:52:49     13s]   Not identified SBFF number: 0
[07/15 17:52:49     13s]   Not identified MBFF number: 0
[07/15 17:52:49     13s]   Not identified SB Latch number: 0
[07/15 17:52:49     13s]   Not identified MB Latch number: 0
[07/15 17:52:49     13s]   Number of sequential cells which are not FFs: 43
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] Trim Metal Layers:
[07/15 17:52:49     13s]  Visiting view : slow_functional_mode
[07/15 17:52:49     13s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 17:52:49     13s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 17:52:49     13s]  Visiting view : fast_functional_mode
[07/15 17:52:49     13s]    : PowerDomain = none : Weighted F : unweighted  = 45.20 (1.000) with rcCorner = 1
[07/15 17:52:49     13s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:52:49     13s] 
[07/15 17:52:49     13s] TimeStamp Deleting Cell Server End ...
[07/15 17:52:49     13s] ---------- oaIn ----------
[07/15 17:52:49     13s] Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed).
[07/15 17:52:49     13s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[07/15 17:52:49     13s] Set FPlanBox to (0 0 445200 241920)
[07/15 17:52:49     13s] Start create_tracks
[07/15 17:52:49     13s] No new Ext DEF rule to be processed.
[07/15 17:52:49     13s] Extracting standard cell pins and blockage ...... 
[07/15 17:52:49     13s] Pin and blockage extraction finished
[07/15 17:52:49     13s] Restored 1 markers.
[07/15 17:52:49     13s] routingBox: (0 0) (445200 241920)
[07/15 17:52:49     13s] coreBox:    (20160 20160) (425040 221760)
[07/15 17:52:49     13s] Un-suppress "**WARN ..." messages.
[07/15 17:52:49     13s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[07/15 17:52:49     13s] TIMER: oaIn total process: 0h 0m  0.10s cpu {0h 0m 0s elapsed} Memory = 2.0.
[07/15 17:52:49     13s] Reading dirtyarea snapshot file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/aska_dig.db.da.gz (Create by Innovus v21.18-s099_1 on Mon Jul 15 17:02:35 2024, version: 4).
[07/15 17:52:49     14s] Set Default Input Pin Transition as 0.1 ps.
[07/15 17:52:49     14s] eee: readRCCornerMetaData, file read unsuccessful: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/extraction/extractionMetaData.gz
[07/15 17:52:49     14s] Extraction setup Started 
[07/15 17:52:49     14s] 
[07/15 17:52:49     14s] Trim Metal Layers:
[07/15 17:52:49     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/15 17:52:49     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[07/15 17:52:49     14s] Process name: XH018.
[07/15 17:52:49     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[07/15 17:52:49     14s] Process name: XX018.
[07/15 17:52:49     14s] Importing multi-corner RC tables ... 
[07/15 17:52:49     14s] Summary of Active RC-Corners : 
[07/15 17:52:49     14s]  
[07/15 17:52:49     14s]  Analysis View: slow_functional_mode
[07/15 17:52:49     14s]     RC-Corner Name        : max_rc
[07/15 17:52:49     14s]     RC-Corner Index       : 0
[07/15 17:52:49     14s]     RC-Corner Temperature : 25 Celsius
[07/15 17:52:49     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[07/15 17:52:49     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 17:52:49     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 17:52:49     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 17:52:49     14s]  
[07/15 17:52:49     14s]  Analysis View: fast_functional_mode
[07/15 17:52:49     14s]     RC-Corner Name        : min_rc
[07/15 17:52:49     14s]     RC-Corner Index       : 1
[07/15 17:52:49     14s]     RC-Corner Temperature : 25 Celsius
[07/15 17:52:49     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[07/15 17:52:49     14s]     RC-Corner PreRoute Res Factor         : 1
[07/15 17:52:49     14s]     RC-Corner PreRoute Cap Factor         : 1
[07/15 17:52:49     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/15 17:52:49     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/15 17:52:49     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/15 17:52:49     14s] 
[07/15 17:52:49     14s] Trim Metal Layers:
[07/15 17:52:49     14s] LayerId::1 widthSet size::4
[07/15 17:52:49     14s] LayerId::2 widthSet size::4
[07/15 17:52:49     14s] LayerId::3 widthSet size::4
[07/15 17:52:49     14s] LayerId::4 widthSet size::4
[07/15 17:52:49     14s] LayerId::5 widthSet size::4
[07/15 17:52:49     14s] LayerId::6 widthSet size::2
[07/15 17:52:49     14s] eee: pegSigSF::1.070000
[07/15 17:52:49     14s] Initializing multi-corner capacitance tables ... 
[07/15 17:52:49     14s] Initializing multi-corner resistance tables ...
[07/15 17:52:49     14s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 17:52:49     14s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 17:52:49     14s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 17:52:49     14s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:52:49     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:52:49     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:52:49     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035923 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:52:49     14s] Start generating vias ..
[07/15 17:52:49     14s] #create default rule from bind_ndr_rule rule=0x7f6c47f45660 0x7f6c32a86ff0
[07/15 17:52:49     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 17:52:49     14s] #Skip building auto via since it is not turned on.
[07/15 17:52:49     14s] Extracting standard cell pins and blockage ...... 
[07/15 17:52:49     14s] Pin and blockage extraction finished
[07/15 17:52:49     14s] Via generation completed.
[07/15 17:52:49     14s] % Begin Load power constraints ... (date=07/15 17:52:49, mem=1169.0M)
[07/15 17:52:49     14s] % End Load power constraints ... (date=07/15 17:52:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1175.5M, current mem=1175.5M)
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[07/15 17:52:49     14s] Type 'man IMPCTE-290' for more detail.
[07/15 17:52:49     14s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[07/15 17:52:49     14s] To increase the message display limit, refer to the product command reference manual.
[07/15 17:52:49     14s] % Begin load AAE data ... (date=07/15 17:52:49, mem=1218.8M)
[07/15 17:52:50     14s] AAE DB initialization (MEM=1465.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/15 17:52:50     14s] % End load AAE data ... (date=07/15 17:52:50, total cpu=0:00:00.4, real=0:00:01.0, peak res=1224.2M, current mem=1224.2M)
[07/15 17:52:50     14s] Restoring CCOpt config...
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/15 17:52:50     14s] Summary for sequential cells identification: 
[07/15 17:52:50     14s]   Identified SBFF number: 33
[07/15 17:52:50     14s]   Identified MBFF number: 0
[07/15 17:52:50     14s]   Identified SB Latch number: 0
[07/15 17:52:50     14s]   Identified MB Latch number: 0
[07/15 17:52:50     14s]   Not identified SBFF number: 0
[07/15 17:52:50     14s]   Not identified MBFF number: 0
[07/15 17:52:50     14s]   Not identified SB Latch number: 0
[07/15 17:52:50     14s]   Not identified MB Latch number: 0
[07/15 17:52:50     14s]   Number of sequential cells which are not FFs: 43
[07/15 17:52:50     14s]  Visiting view : slow_functional_mode
[07/15 17:52:50     14s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 17:52:50     14s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 17:52:50     14s]  Visiting view : fast_functional_mode
[07/15 17:52:50     14s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 17:52:50     14s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/15 17:52:50     14s]   Extracting original clock gating for SPI_CLK...
[07/15 17:52:50     14s]     clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[07/15 17:52:50     14s]   Extracting original clock gating for SPI_CLK done.
[07/15 17:52:50     14s]   Extracting original clock gating for CLK...
[07/15 17:52:50     14s]     clock_tree CLK contains 322 sinks and 0 clock gates.
[07/15 17:52:50     14s]   Extracting original clock gating for CLK done.
[07/15 17:52:50     14s]   The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 17:52:50     14s]   The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 17:52:50     14s]   The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[07/15 17:52:50     14s]   The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[07/15 17:52:50     14s] Restoring CCOpt config done.
[07/15 17:52:50     14s] Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/aska_dig.prop
[07/15 17:52:50     14s] *** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1470.7M) ***
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Deleting Cell Server End ...
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/15 17:52:50     14s] Summary for sequential cells identification: 
[07/15 17:52:50     14s]   Identified SBFF number: 33
[07/15 17:52:50     14s]   Identified MBFF number: 0
[07/15 17:52:50     14s]   Identified SB Latch number: 0
[07/15 17:52:50     14s]   Identified MB Latch number: 0
[07/15 17:52:50     14s]   Not identified SBFF number: 0
[07/15 17:52:50     14s]   Not identified MBFF number: 0
[07/15 17:52:50     14s]   Not identified SB Latch number: 0
[07/15 17:52:50     14s]   Not identified MB Latch number: 0
[07/15 17:52:50     14s]   Number of sequential cells which are not FFs: 43
[07/15 17:52:50     14s] Total number of combinational cells: 147
[07/15 17:52:50     14s] Total number of sequential cells: 76
[07/15 17:52:50     14s] Total number of tristate cells: 8
[07/15 17:52:50     14s] Total number of level shifter cells: 0
[07/15 17:52:50     14s] Total number of power gating cells: 0
[07/15 17:52:50     14s] Total number of isolation cells: 0
[07/15 17:52:50     14s] Total number of power switch cells: 0
[07/15 17:52:50     14s] Total number of pulse generator cells: 0
[07/15 17:52:50     14s] Total number of always on buffers: 0
[07/15 17:52:50     14s] Total number of retention cells: 0
[07/15 17:52:50     14s] Total number of physical cells: 72
[07/15 17:52:50     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[07/15 17:52:50     14s] Total number of usable buffers: 9
[07/15 17:52:50     14s] List of unusable buffers:
[07/15 17:52:50     14s] Total number of unusable buffers: 0
[07/15 17:52:50     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[07/15 17:52:50     14s] Total number of usable inverters: 9
[07/15 17:52:50     14s] List of unusable inverters:
[07/15 17:52:50     14s] Total number of unusable inverters: 0
[07/15 17:52:50     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[07/15 17:52:50     14s] Total number of identified usable delay cells: 4
[07/15 17:52:50     14s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[07/15 17:52:50     14s] Total number of identified unusable delay cells: 4
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] TimeStamp Deleting Cell Server End ...
[07/15 17:52:50     14s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[07/15 17:52:50     14s] timing_enable_separate_device_slew_effect_sensitivities
[07/15 17:52:50     14s] Compressing special routes for OpenAccess db ...
[07/15 17:52:50     14s] 152 swires and 250 svias were compressed
[07/15 17:52:50     14s] 14 swires and 20 svias were decompressed from small or sparse groups
[07/15 17:52:50     14s] #% End load design ... (date=07/15 17:52:50, total cpu=0:00:02.4, real=0:00:03.0, peak res=1250.4M, current mem=1227.5M)
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:52:50     14s] Severity  ID               Count  Summary                                  
[07/15 17:52:50     14s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/15 17:52:50     14s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 17:52:50     14s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 17:52:50     14s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 17:52:50     14s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 17:52:50     14s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 17:52:50     14s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 17:52:50     14s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[07/15 17:52:50     14s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/15 17:52:50     14s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/15 17:52:50     14s] WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
[07/15 17:52:50     14s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/15 17:52:50     14s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[07/15 17:52:50     14s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/15 17:52:50     14s] *** Message Summary: 86 warning(s), 0 error(s)
[07/15 17:52:50     14s] 
[07/15 17:52:50     14s] <CMD> setDrawView fplan
[07/15 17:52:50     14s] <CMD> encMessage warning 1
[07/15 17:52:50     14s] <CMD> encMessage debug 0
[07/15 17:52:57     14s] <CMD> setDrawView place
[07/15 17:53:20     15s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 17:53:20     15s] 
[07/15 17:53:20     15s] ******* START VERIFY ANTENNA ********
[07/15 17:53:20     15s] Report File: aska_dig.antenna.rpt
[07/15 17:53:20     15s] LEF Macro File: aska_dig.antenna.lef
[07/15 17:53:20     15s] Verification Complete: 1 Violations
[07/15 17:53:20     15s] ******* DONE VERIFY ANTENNA ********
[07/15 17:53:20     15s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 17:53:20     15s] 
[07/15 17:53:56     16s] <CMD> zoomBox 72.13600 75.34600 99.37800 96.88600
[07/15 17:53:59     16s] <CMD> zoomBox 73.93300 75.65500 97.08900 96.38500
[07/15 17:54:00     16s] <CMD> zoomBox 76.75900 78.36100 93.48900 93.33800
[07/15 17:54:01     16s] <CMD> zoomBox 78.80000 80.30700 90.88800 91.12800
[07/15 17:54:02     16s] <CMD> zoomBox 80.27100 81.70800 89.00500 89.52700
[07/15 17:54:04     16s] <CMD> zoomBox 81.33300 82.71400 87.64400 88.36400
[07/15 17:54:05     16s] <CMD> zoomBox 81.74800 83.10700 87.11300 87.91000
[07/15 17:54:09     16s] <CMD> selectWire 83.5300 85.2600 84.4700 85.5400 3 SPI_Clk
[07/15 17:54:54     18s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[07/15 17:55:26     19s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/15 17:55:26     19s] <CMD> setDelayCalMode -engine default -siAware true
[07/15 17:55:26     19s] <CMD> optDesign -postRoute
[07/15 17:55:26     19s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1276.9M, totSessionCpu=0:00:19 **
[07/15 17:55:26     19s] *** optDesign #1 [begin] : totSession cpu/real = 0:00:19.5/0:03:20.8 (0.1), mem = 1522.8M
[07/15 17:55:26     19s] Info: 1 threads available for lower-level modules during optimization.
[07/15 17:55:26     19s] GigaOpt running with 1 threads.
[07/15 17:55:26     19s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:19.5/0:03:20.8 (0.1), mem = 1522.8M
[07/15 17:55:26     19s] **INFO: User settings:
[07/15 17:55:26     19s] setNanoRouteMode -drouteAntennaFactor                           1
[07/15 17:55:26     19s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[07/15 17:55:26     19s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[07/15 17:55:26     19s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[07/15 17:55:26     19s] setNanoRouteMode -drouteStartIteration                          0
[07/15 17:55:26     19s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[07/15 17:55:26     19s] setNanoRouteMode -extractThirdPartyCompatible                   false
[07/15 17:55:26     19s] setNanoRouteMode -grouteExpTdStdDelay                           91
[07/15 17:55:26     19s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[07/15 17:55:26     19s] setNanoRouteMode -routeBottomRoutingLayer                       1
[07/15 17:55:26     19s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[07/15 17:55:26     19s] setNanoRouteMode -routeTopRoutingLayer                          4
[07/15 17:55:26     19s] setNanoRouteMode -routeWithSiDriven                             false
[07/15 17:55:26     19s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[07/15 17:55:26     19s] setNanoRouteMode -routeWithTimingDriven                         false
[07/15 17:55:26     19s] setNanoRouteMode -timingEngine                                  {}
[07/15 17:55:26     19s] setDesignMode -process                                          180
[07/15 17:55:26     19s] setExtractRCMode -coupled                                       true
[07/15 17:55:26     19s] setExtractRCMode -coupling_c_th                                 3
[07/15 17:55:26     19s] setExtractRCMode -engine                                        postRoute
[07/15 17:55:26     19s] setExtractRCMode -minNetTermNrToBeInMem                         50
[07/15 17:55:26     19s] setExtractRCMode -relative_c_th                                 0.03
[07/15 17:55:26     19s] setExtractRCMode -total_c_th                                    5
[07/15 17:55:26     19s] setUsefulSkewMode -ecoRoute                                     false
[07/15 17:55:26     19s] setUsefulSkewMode -maxAllowedDelay                              1
[07/15 17:55:26     19s] setUsefulSkewMode -noBoundary                                   false
[07/15 17:55:26     19s] setDelayCalMode -enable_high_fanout                             true
[07/15 17:55:26     19s] setDelayCalMode -engine                                         aae
[07/15 17:55:26     19s] setDelayCalMode -ignoreNetLoad                                  false
[07/15 17:55:26     19s] setDelayCalMode -SIAware                                        true
[07/15 17:55:26     19s] setDelayCalMode -socv_accuracy_mode                             low
[07/15 17:55:26     19s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[07/15 17:55:26     19s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[07/15 17:55:26     19s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[07/15 17:55:26     19s] setOptMode -deleteInst                                          true
[07/15 17:55:26     19s] setOptMode -drcMargin                                           0
[07/15 17:55:26     19s] setOptMode -fixCap                                              true
[07/15 17:55:26     19s] setOptMode -fixDrc                                              true
[07/15 17:55:26     19s] setOptMode -fixFanoutLoad                                       false
[07/15 17:55:26     19s] setOptMode -fixTran                                             true
[07/15 17:55:26     19s] setOptMode -optimizeFF                                          true
[07/15 17:55:26     19s] setOptMode -preserveAllSequential                               false
[07/15 17:55:26     19s] setOptMode -setupTargetSlack                                    0
[07/15 17:55:26     19s] setSIMode -separate_delta_delay_on_data                         true
[07/15 17:55:26     19s] setAnalysisMode -analysisType                                   onChipVariation
[07/15 17:55:26     19s] setAnalysisMode -checkType                                      setup
[07/15 17:55:26     19s] setAnalysisMode -clkSrcPath                                     true
[07/15 17:55:26     19s] setAnalysisMode -clockPropagation                               sdcControl
[07/15 17:55:26     19s] setAnalysisMode -skew                                           true
[07/15 17:55:26     19s] setAnalysisMode -usefulSkew                                     true
[07/15 17:55:26     19s] setAnalysisMode -virtualIPO                                     false
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/15 17:55:26     19s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/15 17:55:26     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 17:55:26     19s] Summary for sequential cells identification: 
[07/15 17:55:26     19s]   Identified SBFF number: 33
[07/15 17:55:26     19s]   Identified MBFF number: 0
[07/15 17:55:26     19s]   Identified SB Latch number: 0
[07/15 17:55:26     19s]   Identified MB Latch number: 0
[07/15 17:55:26     19s]   Not identified SBFF number: 0
[07/15 17:55:26     19s]   Not identified MBFF number: 0
[07/15 17:55:26     19s]   Not identified SB Latch number: 0
[07/15 17:55:26     19s]   Not identified MB Latch number: 0
[07/15 17:55:26     19s]   Number of sequential cells which are not FFs: 43
[07/15 17:55:26     19s]  Visiting view : slow_functional_mode
[07/15 17:55:26     19s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 17:55:26     19s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 17:55:26     19s]  Visiting view : fast_functional_mode
[07/15 17:55:26     19s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 17:55:26     19s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 17:55:26     19s] TLC MultiMap info (StdDelay):
[07/15 17:55:26     19s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 17:55:26     19s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 17:55:26     19s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 17:55:26     19s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 17:55:26     19s]  Setting StdDelay to: 91ps
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 17:55:26     19s] Need call spDPlaceInit before registerPrioInstLoc.
[07/15 17:55:26     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1547.6M, EPOCH TIME: 1721080526.402706
[07/15 17:55:26     19s] # Init pin-track-align, new floorplan.
[07/15 17:55:26     19s] Processing tracks to init pin-track alignment.
[07/15 17:55:26     19s] z: 2, totalTracks: 1
[07/15 17:55:26     19s] z: 4, totalTracks: 1
[07/15 17:55:26     19s] z: 6, totalTracks: 1
[07/15 17:55:26     19s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:26     19s] All LLGs are deleted
[07/15 17:55:26     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.6M, EPOCH TIME: 1721080526.415685
[07/15 17:55:26     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1547.6M, EPOCH TIME: 1721080526.415781
[07/15 17:55:26     19s] # Building aska_dig llgBox search-tree.
[07/15 17:55:26     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1547.6M, EPOCH TIME: 1721080526.416029
[07/15 17:55:26     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1547.6M, EPOCH TIME: 1721080526.416213
[07/15 17:55:26     19s] Max number of tech site patterns supported in site array is 256.
[07/15 17:55:26     19s] Core basic site is core_ji3v
[07/15 17:55:26     19s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1547.6M, EPOCH TIME: 1721080526.424987
[07/15 17:55:26     19s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f6c33a7daf8.
[07/15 17:55:26     19s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 17:55:26     19s] After signature check, allow fast init is false, keep pre-filter is false.
[07/15 17:55:26     19s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/15 17:55:26     19s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1675.7M, EPOCH TIME: 1721080526.426995
[07/15 17:55:26     19s] Use non-trimmed site array because memory saving is not enough.
[07/15 17:55:26     19s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:55:26     19s] SiteArray: use 176,128 bytes
[07/15 17:55:26     19s] SiteArray: current memory after site array memory allocation 1675.8M
[07/15 17:55:26     19s] SiteArray: FP blocked sites are writable
[07/15 17:55:26     19s] Estimated cell power/ground rail width = 0.910 um
[07/15 17:55:26     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 17:55:26     19s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1675.8M, EPOCH TIME: 1721080526.427553
[07/15 17:55:26     19s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1675.8M, EPOCH TIME: 1721080526.429194
[07/15 17:55:26     19s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:55:26     19s] Atter site array init, number of instance map data is 0.
[07/15 17:55:26     19s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1675.8M, EPOCH TIME: 1721080526.429700
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:26     19s] OPERPROF:     Starting CMU at level 3, MEM:1675.8M, EPOCH TIME: 1721080526.430030
[07/15 17:55:26     19s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1675.8M, EPOCH TIME: 1721080526.430368
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] Bad Lib Cell Checking (CMU) is done! (0)
[07/15 17:55:26     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1675.8M, EPOCH TIME: 1721080526.430720
[07/15 17:55:26     19s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1675.8M, EPOCH TIME: 1721080526.430766
[07/15 17:55:26     19s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1691.8M, EPOCH TIME: 1721080526.431054
[07/15 17:55:26     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.8MB).
[07/15 17:55:26     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1691.8M, EPOCH TIME: 1721080526.431663
[07/15 17:55:26     19s] Cell 'RF4DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 17:55:26     19s] Cell 'RF4DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 17:55:26     19s] Cell 'RF8DLHTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 17:55:26     19s] Cell 'RF8DLLTJI3VX1' is marked internal dont-use due to tech site checking failure.
[07/15 17:55:26     19s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[07/15 17:55:26     19s] 	Cell RF4DLHTJI3VX1, site core_ji3v_dh.
[07/15 17:55:26     19s] 	Cell RF4DLLTJI3VX1, site core_ji3v_dh.
[07/15 17:55:26     19s] 	Cell RF8DLHTJI3VX1, site core_ji3v_dh.
[07/15 17:55:26     19s] 	Cell RF8DLLTJI3VX1, site core_ji3v_dh.
[07/15 17:55:26     19s] .
[07/15 17:55:26     19s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1691.8M, EPOCH TIME: 1721080526.431802
[07/15 17:55:26     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:26     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:26     19s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1652.8M, EPOCH TIME: 1721080526.434283
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] Creating Lib Analyzer ...
[07/15 17:55:26     19s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[07/15 17:55:26     19s] Type 'man IMPOPT-7077' for more detail.
[07/15 17:55:26     19s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 17:55:26     19s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 17:55:26     19s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 17:55:26     19s] 
[07/15 17:55:26     19s] {RT max_rc 0 3 3 0}
[07/15 17:55:27     20s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:20.2 mem=1662.9M
[07/15 17:55:27     20s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:20.2 mem=1662.9M
[07/15 17:55:27     20s] Creating Lib Analyzer, finished. 
[07/15 17:55:27     20s] Effort level <high> specified for reg2reg path_group
[07/15 17:55:27     20s] **WARN :: 'setOptMode -fixSISlew false' has been set. 'setSIMode -report_si_slew_max_transition false' is set now
[07/15 17:55:27     20s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[07/15 17:55:27     20s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1284.6M, totSessionCpu=0:00:20 **
[07/15 17:55:27     20s] Existing Dirty Nets : 0
[07/15 17:55:27     20s] New Signature Flow (optDesignCheckOptions) ....
[07/15 17:55:27     20s] #Taking db snapshot
[07/15 17:55:27     20s] #Taking db snapshot ... done
[07/15 17:55:27     20s] OPERPROF: Starting checkPlace at level 1, MEM:1667.9M, EPOCH TIME: 1721080527.146292
[07/15 17:55:27     20s] Processing tracks to init pin-track alignment.
[07/15 17:55:27     20s] z: 2, totalTracks: 1
[07/15 17:55:27     20s] z: 4, totalTracks: 1
[07/15 17:55:27     20s] z: 6, totalTracks: 1
[07/15 17:55:27     20s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:27     20s] All LLGs are deleted
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1668.9M, EPOCH TIME: 1721080527.148246
[07/15 17:55:27     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1668.9M, EPOCH TIME: 1721080527.148326
[07/15 17:55:27     20s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1668.9M, EPOCH TIME: 1721080527.148378
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1668.9M, EPOCH TIME: 1721080527.148558
[07/15 17:55:27     20s] Max number of tech site patterns supported in site array is 256.
[07/15 17:55:27     20s] Core basic site is core_ji3v
[07/15 17:55:27     20s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1668.9M, EPOCH TIME: 1721080527.156896
[07/15 17:55:27     20s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 17:55:27     20s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 17:55:27     20s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1668.9M, EPOCH TIME: 1721080527.157149
[07/15 17:55:27     20s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:55:27     20s] SiteArray: use 176,128 bytes
[07/15 17:55:27     20s] SiteArray: current memory after site array memory allocation 1668.9M
[07/15 17:55:27     20s] SiteArray: FP blocked sites are writable
[07/15 17:55:27     20s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/15 17:55:27     20s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1668.9M, EPOCH TIME: 1721080527.157639
[07/15 17:55:27     20s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1668.9M, EPOCH TIME: 1721080527.159242
[07/15 17:55:27     20s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:55:27     20s] Atter site array init, number of instance map data is 0.
[07/15 17:55:27     20s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1668.9M, EPOCH TIME: 1721080527.159467
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:27     20s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1668.9M, EPOCH TIME: 1721080527.159743
[07/15 17:55:27     20s] Begin checking placement ... (start mem=1667.9M, init mem=1668.9M)
[07/15 17:55:27     20s] Begin checking exclusive groups violation ...
[07/15 17:55:27     20s] There are 0 groups to check, max #box is 0, total #box is 0
[07/15 17:55:27     20s] Finished checking exclusive groups violations. Found 0 Vio.
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] Running CheckPlace using 1 thread in normal mode...
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] ...checkPlace normal is done!
[07/15 17:55:27     20s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1669.9M, EPOCH TIME: 1721080527.171495
[07/15 17:55:27     20s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1669.9M, EPOCH TIME: 1721080527.172004
[07/15 17:55:27     20s] *info: Placed = 1398           (Fixed = 11)
[07/15 17:55:27     20s] *info: Unplaced = 0           
[07/15 17:55:27     20s] Placement Density:65.37%(53357/81624)
[07/15 17:55:27     20s] Placement Density (including fixed std cells):65.37%(53357/81624)
[07/15 17:55:27     20s] All LLGs are deleted
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.9M, EPOCH TIME: 1721080527.172475
[07/15 17:55:27     20s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1669.9M, EPOCH TIME: 1721080527.172545
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1669.9M)
[07/15 17:55:27     20s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.027, MEM:1669.9M, EPOCH TIME: 1721080527.172897
[07/15 17:55:27     20s]  Initial DC engine is -> aae
[07/15 17:55:27     20s]  
[07/15 17:55:27     20s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/15 17:55:27     20s]  
[07/15 17:55:27     20s]  
[07/15 17:55:27     20s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/15 17:55:27     20s]  
[07/15 17:55:27     20s] Reset EOS DB
[07/15 17:55:27     20s] Ignoring AAE DB Resetting ...
[07/15 17:55:27     20s]  Set Options for AAE Based Opt flow 
[07/15 17:55:27     20s] *** optDesign -postRoute ***
[07/15 17:55:27     20s] DRC Margin: user margin 0.0; extra margin 0
[07/15 17:55:27     20s] Setup Target Slack: user slack 0
[07/15 17:55:27     20s] Hold Target Slack: user slack 0
[07/15 17:55:27     20s] Opt: RC extraction mode changed to 'detail'
[07/15 17:55:27     20s] All LLGs are deleted
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1669.9M, EPOCH TIME: 1721080527.179030
[07/15 17:55:27     20s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1669.9M, EPOCH TIME: 1721080527.179113
[07/15 17:55:27     20s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1669.9M, EPOCH TIME: 1721080527.179350
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1669.9M, EPOCH TIME: 1721080527.179545
[07/15 17:55:27     20s] Max number of tech site patterns supported in site array is 256.
[07/15 17:55:27     20s] Core basic site is core_ji3v
[07/15 17:55:27     20s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1669.9M, EPOCH TIME: 1721080527.187858
[07/15 17:55:27     20s] After signature check, allow fast init is false, keep pre-filter is true.
[07/15 17:55:27     20s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/15 17:55:27     20s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1669.9M, EPOCH TIME: 1721080527.188098
[07/15 17:55:27     20s] SiteArray: non-trimmed site array dimensions = 45 x 723
[07/15 17:55:27     20s] SiteArray: use 176,128 bytes
[07/15 17:55:27     20s] SiteArray: current memory after site array memory allocation 1669.9M
[07/15 17:55:27     20s] SiteArray: FP blocked sites are writable
[07/15 17:55:27     20s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1669.9M, EPOCH TIME: 1721080527.188562
[07/15 17:55:27     20s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1669.9M, EPOCH TIME: 1721080527.190162
[07/15 17:55:27     20s] SiteArray: number of non floorplan blocked sites for llg default is 32535
[07/15 17:55:27     20s] Atter site array init, number of instance map data is 0.
[07/15 17:55:27     20s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1669.9M, EPOCH TIME: 1721080527.190430
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:27     20s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1669.9M, EPOCH TIME: 1721080527.190785
[07/15 17:55:27     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:27     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:27     20s] Multi-VT timing optimization disabled based on library information.
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:55:27     20s] Deleting Lib Analyzer.
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Deleting Cell Server End ...
[07/15 17:55:27     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 17:55:27     20s] Summary for sequential cells identification: 
[07/15 17:55:27     20s]   Identified SBFF number: 33
[07/15 17:55:27     20s]   Identified MBFF number: 0
[07/15 17:55:27     20s]   Identified SB Latch number: 0
[07/15 17:55:27     20s]   Identified MB Latch number: 0
[07/15 17:55:27     20s]   Not identified SBFF number: 0
[07/15 17:55:27     20s]   Not identified MBFF number: 0
[07/15 17:55:27     20s]   Not identified SB Latch number: 0
[07/15 17:55:27     20s]   Not identified MB Latch number: 0
[07/15 17:55:27     20s]   Number of sequential cells which are not FFs: 43
[07/15 17:55:27     20s]  Visiting view : slow_functional_mode
[07/15 17:55:27     20s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 17:55:27     20s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 17:55:27     20s]  Visiting view : fast_functional_mode
[07/15 17:55:27     20s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 17:55:27     20s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 17:55:27     20s] TLC MultiMap info (StdDelay):
[07/15 17:55:27     20s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 17:55:27     20s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 17:55:27     20s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 17:55:27     20s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 17:55:27     20s]  Setting StdDelay to: 91ps
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] TimeStamp Deleting Cell Server End ...
[07/15 17:55:27     20s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:20.4/0:03:21.6 (0.1), mem = 1669.9M
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] =============================================================================================
[07/15 17:55:27     20s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[07/15 17:55:27     20s] =============================================================================================
[07/15 17:55:27     20s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:27     20s] ---------------------------------------------------------------------------------------------
[07/15 17:55:27     20s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:27     20s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  72.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 17:55:27     20s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:27     20s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:27     20s] [ CheckPlace             ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 17:55:27     20s] [ MISC                   ]          0:00:00.2  (  23.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 17:55:27     20s] ---------------------------------------------------------------------------------------------
[07/15 17:55:27     20s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:27     20s] ---------------------------------------------------------------------------------------------
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] ** INFO : this run is activating 'postRoute' automaton
[07/15 17:55:27     20s] **INFO: flowCheckPoint #1 InitialSummary
[07/15 17:55:27     20s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 17:55:27     20s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 17:55:27     20s] RC Extraction called in multi-corner(2) mode.
[07/15 17:55:27     20s] Process corner(s) are loaded.
[07/15 17:55:27     20s]  Corner: max_rc
[07/15 17:55:27     20s]  Corner: min_rc
[07/15 17:55:27     20s] extractDetailRC Option : -outfile /tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d  -extended
[07/15 17:55:27     20s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 17:55:27     20s]       RC Corner Indexes            0       1   
[07/15 17:55:27     20s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 17:55:27     20s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 17:55:27     20s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:27     20s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:27     20s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:27     20s] Shrink Factor                : 1.00000
[07/15 17:55:27     20s] 
[07/15 17:55:27     20s] Trim Metal Layers:
[07/15 17:55:27     20s] LayerId::1 widthSet size::4
[07/15 17:55:27     20s] LayerId::2 widthSet size::4
[07/15 17:55:27     20s] LayerId::3 widthSet size::4
[07/15 17:55:27     20s] LayerId::4 widthSet size::4
[07/15 17:55:27     20s] LayerId::5 widthSet size::4
[07/15 17:55:27     20s] LayerId::6 widthSet size::2
[07/15 17:55:27     20s] eee: pegSigSF::1.070000
[07/15 17:55:27     20s] Initializing multi-corner capacitance tables ... 
[07/15 17:55:27     20s] Initializing multi-corner resistance tables ...
[07/15 17:55:27     20s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 17:55:27     20s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 17:55:27     20s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 17:55:27     20s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:55:27     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:27     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:27     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035923 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:55:27     20s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1662.9M)
[07/15 17:55:27     20s] Creating parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for storing RC.
[07/15 17:55:27     20s] Extracted 10.0138% (CPU Time= 0:00:00.0  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 20.0131% (CPU Time= 0:00:00.0  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 30.0124% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 40.0116% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 50.0109% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 60.0102% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 70.0094% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 90.008% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1726.9M)
[07/15 17:55:27     20s] Number of Extracted Resistors     : 22417
[07/15 17:55:27     20s] Number of Extracted Ground Cap.   : 23264
[07/15 17:55:27     20s] Number of Extracted Coupling Cap. : 38496
[07/15 17:55:27     20s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 1702.863M)
[07/15 17:55:27     20s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 17:55:27     20s]  Corner: max_rc
[07/15 17:55:27     20s]  Corner: min_rc
[07/15 17:55:27     20s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1702.9M)
[07/15 17:55:27     20s] Creating parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 17:55:27     20s] Closing parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d': 1432 access done (mem: 1710.863M)
[07/15 17:55:27     20s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1710.863M)
[07/15 17:55:27     20s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 1710.863M)
[07/15 17:55:27     20s] processing rcdb (/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 17:55:28     21s] Closing parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d': 0 access done (mem: 1710.863M)
[07/15 17:55:28     21s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1710.863M)
[07/15 17:55:28     21s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1710.863M)
[07/15 17:55:28     21s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 1710.863M)
[07/15 17:55:28     21s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1710.9M)
[07/15 17:55:28     21s] 
[07/15 17:55:28     21s] Trim Metal Layers:
[07/15 17:55:28     21s] LayerId::1 widthSet size::4
[07/15 17:55:28     21s] LayerId::2 widthSet size::4
[07/15 17:55:28     21s] LayerId::3 widthSet size::4
[07/15 17:55:28     21s] LayerId::4 widthSet size::4
[07/15 17:55:28     21s] LayerId::5 widthSet size::4
[07/15 17:55:28     21s] LayerId::6 widthSet size::2
[07/15 17:55:28     21s] eee: pegSigSF::1.070000
[07/15 17:55:28     21s] Initializing multi-corner capacitance tables ... 
[07/15 17:55:28     21s] Initializing multi-corner resistance tables ...
[07/15 17:55:28     21s] eee: l::1 avDens::0.127315 usedTrk::611.113683 availTrk::4800.000000 sigTrk::611.113683
[07/15 17:55:28     21s] eee: l::2 avDens::0.140038 usedTrk::627.368909 availTrk::4480.000000 sigTrk::627.368909
[07/15 17:55:28     21s] eee: l::3 avDens::0.156104 usedTrk::586.952228 availTrk::3760.000000 sigTrk::586.952228
[07/15 17:55:28     21s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:55:28     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:28     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:28     21s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035923 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:55:28     21s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:21.4/0:03:22.8 (0.1), mem = 1739.5M
[07/15 17:55:28     21s] AAE_INFO: switching -siAware from true to false ...
[07/15 17:55:28     21s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[07/15 17:55:28     21s] OPTC: user 20.0
[07/15 17:55:28     21s] Starting delay calculation for Hold views
[07/15 17:55:28     21s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 17:55:28     21s] #################################################################################
[07/15 17:55:28     21s] # Design Stage: PostRoute
[07/15 17:55:28     21s] # Design Name: aska_dig
[07/15 17:55:28     21s] # Design Mode: 180nm
[07/15 17:55:28     21s] # Analysis Mode: MMMC OCV 
[07/15 17:55:28     21s] # Parasitics Mode: SPEF/RCDB 
[07/15 17:55:28     21s] # Signoff Settings: SI Off 
[07/15 17:55:28     21s] #################################################################################
[07/15 17:55:28     21s] Calculate late delays in OCV mode...
[07/15 17:55:28     21s] Calculate early delays in OCV mode...
[07/15 17:55:28     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1806.5M, InitMEM = 1806.5M)
[07/15 17:55:28     21s] Start delay calculation (fullDC) (1 T). (MEM=1806.5)
[07/15 17:55:28     21s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[07/15 17:55:28     21s] Start AAE Lib Loading. (MEM=1826.23)
[07/15 17:55:28     21s] End AAE Lib Loading. (MEM=1864.39 CPU=0:00:00.0 Real=0:00:00.0)
[07/15 17:55:28     21s] End AAE Lib Interpolated Model. (MEM=1864.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:28     21s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1904.5M)
[07/15 17:55:28     21s] Total number of fetched objects 1432
[07/15 17:55:28     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:28     21s] End delay calculation. (MEM=1952.31 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:55:28     21s] End delay calculation (fullDC). (MEM=1915.69 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 17:55:28     21s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1915.7M) ***
[07/15 17:55:28     21s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:21.8 mem=1915.7M)
[07/15 17:55:28     21s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:21.8 mem=1915.7M ***
[07/15 17:55:28     21s] AAE_INFO: switching -siAware from false to true ...
[07/15 17:55:28     21s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/15 17:55:28     21s] Starting delay calculation for Setup views
[07/15 17:55:28     21s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 17:55:28     21s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 17:55:28     21s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 17:55:28     21s] #################################################################################
[07/15 17:55:28     21s] # Design Stage: PostRoute
[07/15 17:55:28     21s] # Design Name: aska_dig
[07/15 17:55:28     21s] # Design Mode: 180nm
[07/15 17:55:28     21s] # Analysis Mode: MMMC OCV 
[07/15 17:55:28     21s] # Parasitics Mode: SPEF/RCDB 
[07/15 17:55:28     21s] # Signoff Settings: SI On 
[07/15 17:55:28     21s] #################################################################################
[07/15 17:55:28     21s] AAE_INFO: 1 threads acquired from CTE.
[07/15 17:55:28     21s] Setting infinite Tws ...
[07/15 17:55:28     21s] First Iteration Infinite Tw... 
[07/15 17:55:28     21s] Calculate early delays in OCV mode...
[07/15 17:55:28     21s] Calculate late delays in OCV mode...
[07/15 17:55:28     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1931.0M, InitMEM = 1931.0M)
[07/15 17:55:28     21s] Start delay calculation (fullDC) (1 T). (MEM=1931.05)
[07/15 17:55:28     21s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[07/15 17:55:29     22s] End AAE Lib Interpolated Model. (MEM=1942.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:29     22s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1942.7M)
[07/15 17:55:29     22s] Total number of fetched objects 1432
[07/15 17:55:29     22s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:55:29     22s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:29     22s] End delay calculation. (MEM=1945.73 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 17:55:29     22s] End delay calculation (fullDC). (MEM=1945.73 CPU=0:00:00.3 REAL=0:00:01.0)
[07/15 17:55:29     22s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1945.7M) ***
[07/15 17:55:29     22s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1945.7M)
[07/15 17:55:29     22s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 17:55:29     22s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1945.7M)
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s] Executing IPO callback for view pruning ..
[07/15 17:55:29     22s] Starting SI iteration 2
[07/15 17:55:29     22s] Calculate early delays in OCV mode...
[07/15 17:55:29     22s] Calculate late delays in OCV mode...
[07/15 17:55:29     22s] Start delay calculation (fullDC) (1 T). (MEM=1891.85)
[07/15 17:55:29     22s] End AAE Lib Interpolated Model. (MEM=1891.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:29     22s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 54. 
[07/15 17:55:29     22s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 17:55:29     22s] Total number of fetched objects 1432
[07/15 17:55:29     22s] AAE_INFO-618: Total number of nets in the design is 1459,  13.8 percent of the nets selected for SI analysis
[07/15 17:55:29     22s] End delay calculation. (MEM=1935.03 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:55:29     22s] End delay calculation (fullDC). (MEM=1935.03 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:55:29     22s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1935.0M) ***
[07/15 17:55:29     22s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:22.5 mem=1935.0M)
[07/15 17:55:29     22s] End AAE Lib Interpolated Model. (MEM=1935.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:29     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1935.0M, EPOCH TIME: 1721080529.555562
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:29     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1935.0M, EPOCH TIME: 1721080529.564951
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.028  |  5.768  | -0.028  |
|           TNS (ns):| -0.028  |  0.000  | -0.028  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1951.0M, EPOCH TIME: 1721080529.595203
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:29     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1951.0M, EPOCH TIME: 1721080529.604452
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] Density: 65.370%
------------------------------------------------------------------

[07/15 17:55:29     22s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:22.6/0:03:24.0 (0.1), mem = 1951.0M
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s] =============================================================================================
[07/15 17:55:29     22s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.18-s099_1
[07/15 17:55:29     22s] =============================================================================================
[07/15 17:55:29     22s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:29     22s] ---------------------------------------------------------------------------------------------
[07/15 17:55:29     22s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:29     22s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 17:55:29     22s] [ DrvReport              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 17:55:29     22s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:29     22s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:29     22s] [ TimingUpdate           ]      4   0:00:00.4  (  31.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:29     22s] [ FullDelayCalc          ]      3   0:00:00.6  (  45.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/15 17:55:29     22s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 17:55:29     22s] [ MISC                   ]          0:00:00.2  (  18.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/15 17:55:29     22s] ---------------------------------------------------------------------------------------------
[07/15 17:55:29     22s]  BuildHoldData #1 TOTAL             0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[07/15 17:55:29     22s] ---------------------------------------------------------------------------------------------
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1430.1M, totSessionCpu=0:00:23 **
[07/15 17:55:29     22s] OPTC: m1 20.0 20.0
[07/15 17:55:29     22s] Setting latch borrow mode to budget during optimization.
[07/15 17:55:29     22s] Info: Done creating the CCOpt slew target map.
[07/15 17:55:29     22s] **INFO: flowCheckPoint #2 OptimizationPass1
[07/15 17:55:29     22s] Glitch fixing enabled
[07/15 17:55:29     22s] *** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:22.6/0:03:24.1 (0.1), mem = 1914.0M
[07/15 17:55:29     22s] Running CCOpt-PRO on entire clock network
[07/15 17:55:29     22s] Net route status summary:
[07/15 17:55:29     22s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 17:55:29     22s]   Non-clock:  1446 (unrouted=27, trialRouted=0, noStatus=0, routed=1419, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 17:55:29     22s] Clock tree cells fixed by user: 0 out of 11 (0%)
[07/15 17:55:29     22s] PRO...
[07/15 17:55:29     22s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[07/15 17:55:29     22s] Initializing clock structures...
[07/15 17:55:29     22s]   Creating own balancer
[07/15 17:55:29     22s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[07/15 17:55:29     22s]   Removing CTS place status from clock tree and sinks.
[07/15 17:55:29     22s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[07/15 17:55:29     22s]   Initializing legalizer
[07/15 17:55:29     22s]   Using cell based legalization.
[07/15 17:55:29     22s]   Initializing placement interface...
[07/15 17:55:29     22s]     Use check_library -place or consult logv if problems occur.
[07/15 17:55:29     22s]     Leaving CCOpt scope - Initializing placement interface...
[07/15 17:55:29     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.0M, EPOCH TIME: 1721080529.656377
[07/15 17:55:29     22s] Processing tracks to init pin-track alignment.
[07/15 17:55:29     22s] z: 2, totalTracks: 1
[07/15 17:55:29     22s] z: 4, totalTracks: 1
[07/15 17:55:29     22s] z: 6, totalTracks: 1
[07/15 17:55:29     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:29     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.0M, EPOCH TIME: 1721080529.657846
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 17:55:29     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1914.0M, EPOCH TIME: 1721080529.666872
[07/15 17:55:29     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1914.0M, EPOCH TIME: 1721080529.666925
[07/15 17:55:29     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1914.0M, EPOCH TIME: 1721080529.667140
[07/15 17:55:29     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1914.0MB).
[07/15 17:55:29     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1914.0M, EPOCH TIME: 1721080529.667578
[07/15 17:55:29     22s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:29     22s]   Initializing placement interface done.
[07/15 17:55:29     22s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/15 17:55:29     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1914.0M, EPOCH TIME: 1721080529.667698
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1914.0M, EPOCH TIME: 1721080529.669664
[07/15 17:55:29     22s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:29     22s]   Leaving CCOpt scope - Initializing placement interface...
[07/15 17:55:29     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.0M, EPOCH TIME: 1721080529.678208
[07/15 17:55:29     22s] Processing tracks to init pin-track alignment.
[07/15 17:55:29     22s] z: 2, totalTracks: 1
[07/15 17:55:29     22s] z: 4, totalTracks: 1
[07/15 17:55:29     22s] z: 6, totalTracks: 1
[07/15 17:55:29     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:29     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.0M, EPOCH TIME: 1721080529.679420
[07/15 17:55:29     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:29     22s] 
[07/15 17:55:29     22s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 17:55:29     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1914.0M, EPOCH TIME: 1721080529.688578
[07/15 17:55:29     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1914.0M, EPOCH TIME: 1721080529.688634
[07/15 17:55:29     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1914.0M, EPOCH TIME: 1721080529.688767
[07/15 17:55:29     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1914.0MB).
[07/15 17:55:29     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1914.0M, EPOCH TIME: 1721080529.688947
[07/15 17:55:29     22s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:29     22s] (I)      Default pattern map key = aska_dig_default.
[07/15 17:55:29     22s] (I)      Load db... (mem=1914.0M)
[07/15 17:55:29     22s] (I)      Read data from FE... (mem=1914.0M)
[07/15 17:55:29     22s] (I)      Number of ignored instance 0
[07/15 17:55:29     22s] (I)      Number of inbound cells 0
[07/15 17:55:29     22s] (I)      Number of opened ILM blockages 0
[07/15 17:55:29     22s] (I)      Number of instances temporarily fixed by detailed placement 368
[07/15 17:55:29     22s] (I)      numMoveCells=1030, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[07/15 17:55:29     22s] (I)      cell height: 4480, count: 1398
[07/15 17:55:29     22s] (I)      Read rows... (mem=1914.0M)
[07/15 17:55:29     22s] (I)      Done Read rows (cpu=0.000s, mem=1914.0M)
[07/15 17:55:29     22s] (I)      Done Read data from FE (cpu=0.010s, mem=1914.0M)
[07/15 17:55:29     22s] (I)      Done Load db (cpu=0.010s, mem=1914.0M)
[07/15 17:55:29     22s] (I)      Constructing placeable region... (mem=1914.0M)
[07/15 17:55:29     22s] (I)      Constructing bin map
[07/15 17:55:29     22s] (I)      Initialize bin information with width=44800 height=44800
[07/15 17:55:29     22s] (I)      Done constructing bin map
[07/15 17:55:29     22s] (I)      Compute region effective width... (mem=1914.0M)
[07/15 17:55:29     22s] (I)      Done Compute region effective width (cpu=0.000s, mem=1914.0M)
[07/15 17:55:29     22s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1914.0M)
[07/15 17:55:29     22s]   Legalizer reserving space for clock trees
[07/15 17:55:29     22s]   Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]   Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]   Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]   Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]   Reconstructing clock tree datastructures, skew aware...
[07/15 17:55:29     22s]     Validating CTS configuration...
[07/15 17:55:29     22s]     Checking module port directions...
[07/15 17:55:29     22s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:29     22s]     Non-default CCOpt properties:
[07/15 17:55:29     22s]       Public non-default CCOpt properties:
[07/15 17:55:29     22s]         adjacent_rows_legal: true (default: false)
[07/15 17:55:29     22s]         buffer_cells is set for at least one object
[07/15 17:55:29     22s]         cell_density is set for at least one object
[07/15 17:55:29     22s]         cell_halo_rows: 0 (default: 1)
[07/15 17:55:29     22s]         cell_halo_sites: 0 (default: 4)
[07/15 17:55:29     22s]         inverter_cells is set for at least one object
[07/15 17:55:29     22s]         primary_delay_corner: slow_corner (default: )
[07/15 17:55:29     22s]         route_type is set for at least one object
[07/15 17:55:29     22s]         source_driver is set for at least one object
[07/15 17:55:29     22s]         target_insertion_delay is set for at least one object
[07/15 17:55:29     22s]         target_skew is set for at least one object
[07/15 17:55:29     22s]         target_skew_wire is set for at least one object
[07/15 17:55:29     22s]       Private non-default CCOpt properties:
[07/15 17:55:29     22s]         allow_non_fterm_identical_swaps: 0 (default: true)
[07/15 17:55:29     22s]         clock_nets_detailed_routed: 1 (default: false)
[07/15 17:55:29     22s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[07/15 17:55:29     22s]         force_design_routing_status: 1 (default: auto)
[07/15 17:55:29     22s]         pro_enable_post_commit_delay_update: 1 (default: false)
[07/15 17:55:29     22s]     Route type trimming info:
[07/15 17:55:29     22s]       No route type modifications were made.
[07/15 17:55:29     22s] End AAE Lib Interpolated Model. (MEM=1914.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:29     22s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1914.0M)
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s] (I)      Initializing Steiner engine. 
[07/15 17:55:29     22s] (I)      ============================ Layers =============================
[07/15 17:55:29     22s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 17:55:29     22s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[07/15 17:55:29     22s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 17:55:29     22s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[07/15 17:55:29     22s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[07/15 17:55:29     22s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 17:55:29     22s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[07/15 17:55:29     22s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[07/15 17:55:29     22s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[07/15 17:55:29     22s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[07/15 17:55:29     22s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[07/15 17:55:29     22s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[07/15 17:55:29     22s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[07/15 17:55:29     22s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[07/15 17:55:29     22s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[07/15 17:55:29     22s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[07/15 17:55:29     22s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[07/15 17:55:29     22s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[07/15 17:55:29     22s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[07/15 17:55:29     22s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[07/15 17:55:29     22s] (I)      | 203 | 203 |                Group |     other |        |       |
[07/15 17:55:29     22s] (I)      | 204 | 204 |                  Row |     other |        |       |
[07/15 17:55:29     22s] (I)      | 205 | 205 |               marker |     other |        |       |
[07/15 17:55:29     22s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[07/15 17:55:29     22s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[07/15 17:55:29     22s] (I)      | 208 | 208 |                unset |     other |        |       |
[07/15 17:55:29     22s] (I)      | 209 | 209 |              unknown |     other |        |       |
[07/15 17:55:29     22s] (I)      | 210 | 210 |               supply |     other |        |       |
[07/15 17:55:29     22s] (I)      | 211 | 211 |                spike |     other |        |       |
[07/15 17:55:29     22s] (I)      | 212 | 212 |               resist |     other |        |       |
[07/15 17:55:29     22s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[07/15 17:55:29     22s] (I)      | 214 | 214 |                drive |     other |        |       |
[07/15 17:55:29     22s] (I)      | 215 | 215 |               select |     other |        |       |
[07/15 17:55:29     22s] (I)      | 216 | 216 |               hilite |     other |        |       |
[07/15 17:55:29     22s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[07/15 17:55:29     22s] (I)      | 227 | 227 |              stretch |     other |        |       |
[07/15 17:55:29     22s] (I)      | 228 | 228 |                 snap |     other |        |       |
[07/15 17:55:29     22s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[07/15 17:55:29     22s] (I)      | 230 | 230 |                 axis |     other |        |       |
[07/15 17:55:29     22s] (I)      | 231 | 231 |                  pin |     other |        |       |
[07/15 17:55:29     22s] (I)      | 232 | 232 |                 wire |     other |        |       |
[07/15 17:55:29     22s] (I)      | 233 | 233 |               device |     other |        |       |
[07/15 17:55:29     22s] (I)      | 234 | 234 |               border |     other |        |       |
[07/15 17:55:29     22s] (I)      | 235 | 235 |                 text |     other |        |       |
[07/15 17:55:29     22s] (I)      | 236 | 236 |            softFence |     other |        |       |
[07/15 17:55:29     22s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[07/15 17:55:29     22s] (I)      | 238 | 238 |                align |     other |        |       |
[07/15 17:55:29     22s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[07/15 17:55:29     22s] (I)      | 240 | 240 |             instance |     other |        |       |
[07/15 17:55:29     22s] (I)      | 241 | 241 |             annotate |     other |        |       |
[07/15 17:55:29     22s] (I)      | 242 | 242 |                 grid |     other |        |       |
[07/15 17:55:29     22s] (I)      | 243 | 243 |           background |     other |        |       |
[07/15 17:55:29     22s] (I)      | 244 | 244 |            substrate |     other |        |       |
[07/15 17:55:29     22s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[07/15 17:55:29     22s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[07/15 17:55:29     22s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[07/15 17:55:29     22s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[07/15 17:55:29     22s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[07/15 17:55:29     22s] (I)      | 250 | 250 |                drill |     other |        |       |
[07/15 17:55:29     22s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[07/15 17:55:29     22s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[07/15 17:55:29     22s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[07/15 17:55:29     22s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[07/15 17:55:29     22s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[07/15 17:55:29     22s] To increase the message display limit, refer to the product command reference manual.
[07/15 17:55:29     22s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[07/15 17:55:29     22s]     Original list had 8 cells:
[07/15 17:55:29     22s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 17:55:29     22s]     Library trimming was not able to trim any cells:
[07/15 17:55:29     22s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s]     Accumulated time to calculate placeable region: 0
[07/15 17:55:29     22s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 17:55:30     23s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/15 17:55:30     23s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[07/15 17:55:30     23s]     Original list had 8 cells:
[07/15 17:55:30     23s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 17:55:30     23s]     New trimmed list has 6 cells:
[07/15 17:55:30     23s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[07/15 17:55:30     23s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[07/15 17:55:30     23s]     Non-default CCOpt properties:
[07/15 17:55:30     23s]       Public non-default CCOpt properties:
[07/15 17:55:30     23s]         cell_density: 1 (default: 0.75)
[07/15 17:55:30     23s]         route_type (leaf): LeafUnshield (default: default)
[07/15 17:55:30     23s]         route_type (top): default_route_type_nonleaf (default: default)
[07/15 17:55:30     23s]         route_type (trunk): TrunkUnshield (default: default)
[07/15 17:55:30     23s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[07/15 17:55:30     23s]       No private non-default CCOpt properties
[07/15 17:55:30     23s]     For power domain auto-default:
[07/15 17:55:30     23s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[07/15 17:55:30     23s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[07/15 17:55:30     23s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81285.120um^2
[07/15 17:55:30     23s]     Top Routing info:
[07/15 17:55:30     23s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 17:55:30     23s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     Trunk Routing info:
[07/15 17:55:30     23s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 17:55:30     23s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     Leaf Routing info:
[07/15 17:55:30     23s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 17:55:30     23s]       Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[07/15 17:55:30     23s]       Slew time target (leaf):    0.634ns
[07/15 17:55:30     23s]       Slew time target (trunk):   0.634ns
[07/15 17:55:30     23s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[07/15 17:55:30     23s]       Buffer unit delay: 0.289ns
[07/15 17:55:30     23s]       Buffer max distance: 2187.394um
[07/15 17:55:30     23s]     Fastest wire driving cells and distances:
[07/15 17:55:30     23s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
[07/15 17:55:30     23s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.213um per ns, cellArea=23.123um^2 per 1000um}
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Logic Sizing Table:
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     ----------------------------------------------------------
[07/15 17:55:30     23s]     Cell    Instance count    Source    Eligible library cells
[07/15 17:55:30     23s]     ----------------------------------------------------------
[07/15 17:55:30     23s]       (empty table)
[07/15 17:55:30     23s]     ----------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 17:55:30     23s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[07/15 17:55:30     23s]       Sources:                     pin clk
[07/15 17:55:30     23s]       Total number of sinks:       322
[07/15 17:55:30     23s]       Delay constrained sinks:     322
[07/15 17:55:30     23s]       Constrains:                  default
[07/15 17:55:30     23s]       Non-leaf sinks:              0
[07/15 17:55:30     23s]       Ignore pins:                 0
[07/15 17:55:30     23s]      Timing corner slow_corner:setup.late:
[07/15 17:55:30     23s]       Skew target:                 0.289ns
[07/15 17:55:30     23s]       Insertion delay target:      2.000ns
[07/15 17:55:30     23s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[07/15 17:55:30     23s]       Sources:                     pin SPI_Clk
[07/15 17:55:30     23s]       Total number of sinks:       46
[07/15 17:55:30     23s]       Delay constrained sinks:     46
[07/15 17:55:30     23s]       Constrains:                  default
[07/15 17:55:30     23s]       Non-leaf sinks:              0
[07/15 17:55:30     23s]       Ignore pins:                 0
[07/15 17:55:30     23s]      Timing corner slow_corner:setup.late:
[07/15 17:55:30     23s]       Skew target:                 0.289ns
[07/15 17:55:30     23s]       Insertion delay target:      2.000ns
[07/15 17:55:30     23s]     Primary reporting skew groups are:
[07/15 17:55:30     23s]     skew_group CLK/functional_mode with 322 clock sinks
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Clock DAG stats initial state:
[07/15 17:55:30     23s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 17:55:30     23s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 17:55:30     23s]       misc counts      : r=2, pp=0
[07/15 17:55:30     23s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 17:55:30     23s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 17:55:30     23s]     Clock DAG library cell distribution initial state {count}:
[07/15 17:55:30     23s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 17:55:30     23s]     Clock DAG hash initial state: 7025651386410928605 8875591639542853245
[07/15 17:55:30     23s]     CTS services accumulated run-time stats initial state:
[07/15 17:55:30     23s]       delay calculator: calls=6255, total_wall_time=0.193s, mean_wall_time=0.031ms
[07/15 17:55:30     23s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.010ms
[07/15 17:55:30     23s]       steiner router: calls=6244, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 17:55:30     23s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 17:55:30     23s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Layer information for route type LeafUnshield:
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 17:55:30     23s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     MET1      N            H          0.469         0.287         0.135
[07/15 17:55:30     23s]     MET2      Y            V          0.407         0.297         0.121
[07/15 17:55:30     23s]     MET3      Y            H          0.407         0.298         0.121
[07/15 17:55:30     23s]     MET4      Y            V          0.407         0.296         0.120
[07/15 17:55:30     23s]     METTP     N            H          0.136         0.276         0.037
[07/15 17:55:30     23s]     METTPL    N            V          0.004         0.371         0.002
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
[07/15 17:55:30     23s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Layer information for route type TrunkUnshield:
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 17:55:30     23s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     MET1      N            H          0.469         0.287         0.135
[07/15 17:55:30     23s]     MET2      Y            V          0.407         0.297         0.121
[07/15 17:55:30     23s]     MET3      Y            H          0.407         0.298         0.121
[07/15 17:55:30     23s]     MET4      Y            V          0.407         0.296         0.120
[07/15 17:55:30     23s]     METTP     N            H          0.136         0.276         0.037
[07/15 17:55:30     23s]     METTPL    N            V          0.004         0.371         0.002
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[07/15 17:55:30     23s]     Unshielded; Mask Constraint: 0; Source: route_type.
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Layer information for route type default_route_type_nonleaf:
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     Layer     Preferred    Route    Res.          Cap.          RC
[07/15 17:55:30     23s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     MET1      N            H          0.469         0.287         0.135
[07/15 17:55:30     23s]     MET2      N            V          0.407         0.297         0.121
[07/15 17:55:30     23s]     MET3      Y            H          0.407         0.298         0.121
[07/15 17:55:30     23s]     MET4      Y            V          0.407         0.296         0.120
[07/15 17:55:30     23s]     METTP     N            H          0.136         0.276         0.037
[07/15 17:55:30     23s]     METTPL    N            V          0.004         0.371         0.002
[07/15 17:55:30     23s]     ---------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Via selection for estimated routes (rule default):
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     -----------------------------------------------------------------------
[07/15 17:55:30     23s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[07/15 17:55:30     23s]     Range                           (Ohm)    (fF)     (fs)     Only
[07/15 17:55:30     23s]     -----------------------------------------------------------------------
[07/15 17:55:30     23s]     MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[07/15 17:55:30     23s]     MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[07/15 17:55:30     23s]     MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[07/15 17:55:30     23s]     MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[07/15 17:55:30     23s]     METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[07/15 17:55:30     23s]     -----------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     No ideal or dont_touch nets found in the clock tree
[07/15 17:55:30     23s]     No dont_touch hnets found in the clock tree
[07/15 17:55:30     23s]     No dont_touch hpins found in the clock network.
[07/15 17:55:30     23s]     Checking for illegal sizes of clock logic instances...
[07/15 17:55:30     23s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Filtering reasons for cell type: inverter
[07/15 17:55:30     23s]     =========================================
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     --------------------------------------------------------------------------
[07/15 17:55:30     23s]     Clock trees    Power domain    Reason              Library cells
[07/15 17:55:30     23s]     --------------------------------------------------------------------------
[07/15 17:55:30     23s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[07/15 17:55:30     23s]     --------------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[07/15 17:55:30     23s]     CCOpt configuration status: all checks passed.
[07/15 17:55:30     23s]   Reconstructing clock tree datastructures, skew aware done.
[07/15 17:55:30     23s] Initializing clock structures done.
[07/15 17:55:30     23s] PRO...
[07/15 17:55:30     23s]   PRO active optimizations:
[07/15 17:55:30     23s]    - DRV fixing with sizing
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Detected clock skew data from CTS
[07/15 17:55:30     23s]   Clock DAG stats PRO initial state:
[07/15 17:55:30     23s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 17:55:30     23s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 17:55:30     23s]     misc counts      : r=2, pp=0
[07/15 17:55:30     23s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 17:55:30     23s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 17:55:30     23s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 17:55:30     23s]     wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.754pF, total=1.040pF
[07/15 17:55:30     23s]     wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 17:55:30     23s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 17:55:30     23s]   Clock DAG net violations PRO initial state: none
[07/15 17:55:30     23s]   Clock DAG primary half-corner transition distribution PRO initial state:
[07/15 17:55:30     23s]     Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.603ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 1 <= 0.634ns}
[07/15 17:55:30     23s]     Leaf  : target=0.634ns count=5 avg=0.495ns sd=0.030ns min=0.457ns max=0.522ns {0 <= 0.380ns, 2 <= 0.507ns, 3 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 17:55:30     23s]   Clock DAG library cell distribution PRO initial state {count}:
[07/15 17:55:30     23s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 17:55:30     23s]   Clock DAG hash PRO initial state: 7025651386410928605 8875591639542853245
[07/15 17:55:30     23s]   CTS services accumulated run-time stats PRO initial state:
[07/15 17:55:30     23s]     delay calculator: calls=6255, total_wall_time=0.193s, mean_wall_time=0.031ms
[07/15 17:55:30     23s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.010ms
[07/15 17:55:30     23s]     steiner router: calls=6244, total_wall_time=0.030s, mean_wall_time=0.005ms
[07/15 17:55:30     23s]   Primary reporting skew groups PRO initial state:
[07/15 17:55:30     23s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 17:55:30     23s]         min path sink: spi1_conf0_reg[26]/C
[07/15 17:55:30     23s]         max path sink: spi1_conf0_reg[23]/C
[07/15 17:55:30     23s]   Skew group summary PRO initial state:
[07/15 17:55:30     23s]     skew_group CLK/functional_mode: insertion delay [min=1.973, max=2.041, avg=2.012, sd=0.021], skew [0.067 vs 0.289], 100% {1.973, 2.041} (wid=0.042 ws=0.029) (gid=2.006 gs=0.046)
[07/15 17:55:30     23s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.810, max=1.817, avg=1.814, sd=0.002], skew [0.007 vs 0.289], 100% {1.810, 1.817} (wid=0.029 ws=0.007) (gid=1.788 gs=0.000)
[07/15 17:55:30     23s]   Recomputing CTS skew targets...
[07/15 17:55:30     23s]   Resolving skew group constraints...
[07/15 17:55:30     23s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[07/15 17:55:30     23s]   Resolving skew group constraints done.
[07/15 17:55:30     23s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]   PRO Fixing DRVs...
[07/15 17:55:30     23s]     Clock DAG hash before 'PRO Fixing DRVs': 7025651386410928605 8875591639542853245
[07/15 17:55:30     23s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       delay calculator: calls=6279, total_wall_time=0.194s, mean_wall_time=0.031ms
[07/15 17:55:30     23s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.010ms
[07/15 17:55:30     23s]       steiner router: calls=6268, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 17:55:30     23s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/15 17:55:30     23s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Statistics: Fix DRVs (cell sizing):
[07/15 17:55:30     23s]     ===================================
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Cell changes by Net Type:
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     -------------------------------------------------------------------------------------------------
[07/15 17:55:30     23s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/15 17:55:30     23s]     -------------------------------------------------------------------------------------------------
[07/15 17:55:30     23s]     top                0            0           0            0                    0                0
[07/15 17:55:30     23s]     trunk              0            0           0            0                    0                0
[07/15 17:55:30     23s]     leaf               0            0           0            0                    0                0
[07/15 17:55:30     23s]     -------------------------------------------------------------------------------------------------
[07/15 17:55:30     23s]     Total              0            0           0            0                    0                0
[07/15 17:55:30     23s]     -------------------------------------------------------------------------------------------------
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[07/15 17:55:30     23s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/15 17:55:30     23s]     
[07/15 17:55:30     23s]     Clock DAG stats after 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 17:55:30     23s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 17:55:30     23s]       misc counts      : r=2, pp=0
[07/15 17:55:30     23s]       cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 17:55:30     23s]       cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 17:55:30     23s]       sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 17:55:30     23s]       wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.754pF, total=1.040pF
[07/15 17:55:30     23s]       wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 17:55:30     23s]       hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 17:55:30     23s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[07/15 17:55:30     23s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.603ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 1 <= 0.634ns}
[07/15 17:55:30     23s]       Leaf  : target=0.634ns count=5 avg=0.495ns sd=0.030ns min=0.457ns max=0.522ns {0 <= 0.380ns, 2 <= 0.507ns, 3 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 17:55:30     23s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[07/15 17:55:30     23s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 17:55:30     23s]     Clock DAG hash after 'PRO Fixing DRVs': 7025651386410928605 8875591639542853245
[07/15 17:55:30     23s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       delay calculator: calls=6279, total_wall_time=0.194s, mean_wall_time=0.031ms
[07/15 17:55:30     23s]       legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.010ms
[07/15 17:55:30     23s]       steiner router: calls=6268, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 17:55:30     23s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       skew_group default.CLK/functional_mode: unconstrained
[07/15 17:55:30     23s]           min path sink: spi1_conf0_reg[26]/C
[07/15 17:55:30     23s]           max path sink: spi1_conf0_reg[23]/C
[07/15 17:55:30     23s]     Skew group summary after 'PRO Fixing DRVs':
[07/15 17:55:30     23s]       skew_group CLK/functional_mode: insertion delay [min=1.973, max=2.041], skew [0.067 vs 0.289]
[07/15 17:55:30     23s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.810, max=1.817], skew [0.007 vs 0.289]
[07/15 17:55:30     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/15 17:55:30     23s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Slew Diagnostics: After DRV fixing
[07/15 17:55:30     23s]   ==================================
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Global Causes:
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   -------------------------------------
[07/15 17:55:30     23s]   Cause
[07/15 17:55:30     23s]   -------------------------------------
[07/15 17:55:30     23s]   DRV fixing with buffering is disabled
[07/15 17:55:30     23s]   -------------------------------------
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Top 5 overslews:
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   ---------------------------------
[07/15 17:55:30     23s]   Overslew    Causes    Driving Pin
[07/15 17:55:30     23s]   ---------------------------------
[07/15 17:55:30     23s]     (empty table)
[07/15 17:55:30     23s]   ---------------------------------
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]   Cause    Occurences
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]     (empty table)
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Violation diagnostics counts from the 0 nodes that have violations:
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]   Cause    Occurences
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]     (empty table)
[07/15 17:55:30     23s]   -------------------
[07/15 17:55:30     23s]   
[07/15 17:55:30     23s]   Reconnecting optimized routes...
[07/15 17:55:30     23s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]   Set dirty flag on 0 instances, 0 nets
[07/15 17:55:30     23s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[07/15 17:55:30     23s] End AAE Lib Interpolated Model. (MEM=1954.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:30     23s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s]   Clock DAG stats PRO final:
[07/15 17:55:30     23s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[07/15 17:55:30     23s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[07/15 17:55:30     23s]     misc counts      : r=2, pp=0
[07/15 17:55:30     23s]     cell areas       : b=268.442um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=268.442um^2
[07/15 17:55:30     23s]     cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.117pF
[07/15 17:55:30     23s]     sink capacitance : total=1.339pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[07/15 17:55:30     23s]     wire capacitance : top=0.000pF, trunk=0.286pF, leaf=0.754pF, total=1.040pF
[07/15 17:55:30     23s]     wire lengths     : top=0.000um, trunk=1863.680um, leaf=4476.890um, total=6340.570um
[07/15 17:55:30     23s]     hp wire lengths  : top=0.000um, trunk=1349.600um, leaf=1506.400um, total=2856.000um
[07/15 17:55:30     23s]   Clock DAG net violations PRO final: none
[07/15 17:55:30     23s]   Clock DAG primary half-corner transition distribution PRO final:
[07/15 17:55:30     23s]     Trunk : target=0.634ns count=8 avg=0.294ns sd=0.185ns min=0.053ns max=0.603ns {6 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 1 <= 0.634ns}
[07/15 17:55:30     23s]     Leaf  : target=0.634ns count=5 avg=0.495ns sd=0.030ns min=0.457ns max=0.522ns {0 <= 0.380ns, 2 <= 0.507ns, 3 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
[07/15 17:55:30     23s]   Clock DAG library cell distribution PRO final {count}:
[07/15 17:55:30     23s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX4: 1 BUJI3VX1: 5 
[07/15 17:55:30     23s]   Clock DAG hash PRO final: 7025651386410928605 8875591639542853245
[07/15 17:55:30     23s]   CTS services accumulated run-time stats PRO final:
[07/15 17:55:30     23s]     delay calculator: calls=6292, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/15 17:55:30     23s]     legalizer: calls=11, total_wall_time=0.000s, mean_wall_time=0.010ms
[07/15 17:55:30     23s]     steiner router: calls=6268, total_wall_time=0.031s, mean_wall_time=0.005ms
[07/15 17:55:30     23s]   Primary reporting skew groups PRO final:
[07/15 17:55:30     23s]     skew_group default.CLK/functional_mode: unconstrained
[07/15 17:55:30     23s]         min path sink: spi1_conf0_reg[26]/C
[07/15 17:55:30     23s]         max path sink: spi1_conf0_reg[23]/C
[07/15 17:55:30     23s]   Skew group summary PRO final:
[07/15 17:55:30     23s]     skew_group CLK/functional_mode: insertion delay [min=1.973, max=2.041, avg=2.012, sd=0.021], skew [0.067 vs 0.289], 100% {1.973, 2.041} (wid=0.042 ws=0.029) (gid=2.006 gs=0.046)
[07/15 17:55:30     23s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.810, max=1.817, avg=1.814, sd=0.002], skew [0.007 vs 0.289], 100% {1.810, 1.817} (wid=0.029 ws=0.007) (gid=1.788 gs=0.000)
[07/15 17:55:30     23s] PRO done.
[07/15 17:55:30     23s] Restoring CTS place status for unmodified clock tree cells and sinks.
[07/15 17:55:30     23s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/15 17:55:30     23s] Net route status summary:
[07/15 17:55:30     23s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 17:55:30     23s]   Non-clock:  1446 (unrouted=27, trialRouted=0, noStatus=0, routed=1419, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[07/15 17:55:30     23s] Updating delays...
[07/15 17:55:30     23s] Updating delays done.
[07/15 17:55:30     23s] PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
[07/15 17:55:30     23s] Leaving CCOpt scope - Cleaning up placement interface...
[07/15 17:55:30     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2015.4M, EPOCH TIME: 1721080530.646427
[07/15 17:55:30     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[07/15 17:55:30     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:30     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:30     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:30     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1918.4M, EPOCH TIME: 1721080530.648882
[07/15 17:55:30     23s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/15 17:55:30     23s] *** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:23.6/0:03:25.1 (0.1), mem = 1918.4M
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] =============================================================================================
[07/15 17:55:30     23s]  Step TAT Report : ClockDrv #1 / optDesign #1                                   21.18-s099_1
[07/15 17:55:30     23s] =============================================================================================
[07/15 17:55:30     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:30     23s] ---------------------------------------------------------------------------------------------
[07/15 17:55:30     23s] [ OptimizationStep       ]      1   0:00:01.0  (  97.8 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 17:55:30     23s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 17:55:30     23s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 17:55:30     23s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:30     23s] ---------------------------------------------------------------------------------------------
[07/15 17:55:30     23s]  ClockDrv #1 TOTAL                  0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 17:55:30     23s] ---------------------------------------------------------------------------------------------
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 17:55:30     23s] **INFO: Start fixing DRV (Mem = 1918.43M) ...
[07/15 17:55:30     23s] Begin: GigaOpt DRV Optimization
[07/15 17:55:30     23s] Glitch fixing enabled
[07/15 17:55:30     23s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[07/15 17:55:30     23s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:23.7/0:03:25.1 (0.1), mem = 1918.4M
[07/15 17:55:30     23s] Info: 13 clock nets excluded from IPO operation.
[07/15 17:55:30     23s] End AAE Lib Interpolated Model. (MEM=1918.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:30     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22476.1
[07/15 17:55:30     23s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 17:55:30     23s] ### Creating PhyDesignMc. totSessionCpu=0:00:23.7 mem=1918.4M
[07/15 17:55:30     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:1918.4M, EPOCH TIME: 1721080530.670894
[07/15 17:55:30     23s] Processing tracks to init pin-track alignment.
[07/15 17:55:30     23s] z: 2, totalTracks: 1
[07/15 17:55:30     23s] z: 4, totalTracks: 1
[07/15 17:55:30     23s] z: 6, totalTracks: 1
[07/15 17:55:30     23s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:30     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.4M, EPOCH TIME: 1721080530.672310
[07/15 17:55:30     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:30     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 17:55:30     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1918.4M, EPOCH TIME: 1721080530.681613
[07/15 17:55:30     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1918.4M, EPOCH TIME: 1721080530.681665
[07/15 17:55:30     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1721080530.681797
[07/15 17:55:30     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1918.4MB).
[07/15 17:55:30     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1918.4M, EPOCH TIME: 1721080530.681985
[07/15 17:55:30     23s] TotalInstCnt at PhyDesignMc Initialization: 1398
[07/15 17:55:30     23s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:23.7 mem=1918.4M
[07/15 17:55:30     23s] ### Creating TopoMgr, started
[07/15 17:55:30     23s] ### Creating TopoMgr, finished
[07/15 17:55:30     23s] #optDebug: Start CG creation (mem=1918.4M)
[07/15 17:55:30     23s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[07/15 17:55:30     23s] (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgPrt (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgEgp (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgPbk (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgNrb(cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgObs (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgCon (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s]  ...processing cgPdm (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=1977.8M)
[07/15 17:55:30     23s] ### Creating RouteCongInterface, started
[07/15 17:55:30     23s] {MMLU 0 13 1432}
[07/15 17:55:30     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.7 mem=1977.8M
[07/15 17:55:30     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.7 mem=1977.8M
[07/15 17:55:30     23s] ### Creating RouteCongInterface, finished
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] Creating Lib Analyzer ...
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/15 17:55:30     23s] Summary for sequential cells identification: 
[07/15 17:55:30     23s]   Identified SBFF number: 33
[07/15 17:55:30     23s]   Identified MBFF number: 0
[07/15 17:55:30     23s]   Identified SB Latch number: 0
[07/15 17:55:30     23s]   Identified MB Latch number: 0
[07/15 17:55:30     23s]   Not identified SBFF number: 0
[07/15 17:55:30     23s]   Not identified MBFF number: 0
[07/15 17:55:30     23s]   Not identified SB Latch number: 0
[07/15 17:55:30     23s]   Not identified MB Latch number: 0
[07/15 17:55:30     23s]   Number of sequential cells which are not FFs: 43
[07/15 17:55:30     23s]  Visiting view : slow_functional_mode
[07/15 17:55:30     23s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[07/15 17:55:30     23s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[07/15 17:55:30     23s]  Visiting view : fast_functional_mode
[07/15 17:55:30     23s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[07/15 17:55:30     23s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[07/15 17:55:30     23s] TLC MultiMap info (StdDelay):
[07/15 17:55:30     23s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[07/15 17:55:30     23s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[07/15 17:55:30     23s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[07/15 17:55:30     23s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[07/15 17:55:30     23s]  Setting StdDelay to: 91ps
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/15 17:55:30     23s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 17:55:30     23s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 17:55:30     23s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 17:55:30     23s] 
[07/15 17:55:30     23s] {RT max_rc 0 3 3 0}
[07/15 17:55:31     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.4 mem=1977.8M
[07/15 17:55:31     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.4 mem=1977.8M
[07/15 17:55:31     24s] Creating Lib Analyzer, finished. 
[07/15 17:55:31     24s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[07/15 17:55:31     24s] [GPS-DRV] Optimizer parameters ============================= 
[07/15 17:55:31     24s] [GPS-DRV] maxDensity (design): 0.95
[07/15 17:55:31     24s] [GPS-DRV] maxLocalDensity: 0.96
[07/15 17:55:31     24s] [GPS-DRV] MaxBufDistForPlaceBlk: 1 Microns
[07/15 17:55:31     24s] [GPS-DRV] MaintainWNS: 1
[07/15 17:55:31     24s] [GPS-DRV] All active and enabled setup views
[07/15 17:55:31     24s] [GPS-DRV]     slow_functional_mode
[07/15 17:55:31     24s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 17:55:31     24s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[07/15 17:55:31     24s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/15 17:55:31     24s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/15 17:55:31     24s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2016.0M, EPOCH TIME: 1721080531.483435
[07/15 17:55:31     24s] Found 0 hard placement blockage before merging.
[07/15 17:55:31     24s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2016.0M, EPOCH TIME: 1721080531.483531
[07/15 17:55:31     24s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 17:55:31     24s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/15 17:55:31     24s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 17:55:31     24s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/15 17:55:31     24s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 17:55:31     24s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 17:55:31     24s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.05|    -0.07|       0|       0|       0| 65.37%|          |         |
[07/15 17:55:31     24s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/15 17:55:31     24s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.05|    -0.07|       0|       0|       0| 65.37%| 0:00:00.0|  2034.0M|
[07/15 17:55:31     24s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2034.0M) ***
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] Deleting 0 temporary hard placement blockage(s).
[07/15 17:55:31     24s] Total-nets :: 1432, Stn-nets :: 0, ratio :: 0 %, Total-len 58870.1, Stn-len 0
[07/15 17:55:31     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2014.9M, EPOCH TIME: 1721080531.517302
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1976.9M, EPOCH TIME: 1721080531.519605
[07/15 17:55:31     24s] TotalInstCnt at PhyDesignMc Destruction: 1398
[07/15 17:55:31     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22476.1
[07/15 17:55:31     24s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:24.5/0:03:25.9 (0.1), mem = 1976.9M
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] =============================================================================================
[07/15 17:55:31     24s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[07/15 17:55:31     24s] =============================================================================================
[07/15 17:55:31     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:31     24s] ---------------------------------------------------------------------------------------------
[07/15 17:55:31     24s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/15 17:55:31     24s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  79.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 17:55:31     24s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 17:55:31     24s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 17:55:31     24s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 17:55:31     24s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:31     24s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/15 17:55:31     24s] ---------------------------------------------------------------------------------------------
[07/15 17:55:31     24s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:31     24s] ---------------------------------------------------------------------------------------------
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] drv optimizer changes nothing and skips refinePlace
[07/15 17:55:31     24s] End: GigaOpt DRV Optimization
[07/15 17:55:31     24s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1486.1M, totSessionCpu=0:00:25 **
[07/15 17:55:31     24s] *info:
[07/15 17:55:31     24s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1976.88M).
[07/15 17:55:31     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1976.9M, EPOCH TIME: 1721080531.522014
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:31     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1976.9M, EPOCH TIME: 1721080531.531176
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1976.9M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  |  5.737  | -0.046  |
|           TNS (ns):| -0.069  |  0.000  | -0.069  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.0M, EPOCH TIME: 1721080531.557344
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:31     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2025.0M, EPOCH TIME: 1721080531.566470
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] Density: 65.370%
------------------------------------------------------------------

[07/15 17:55:31     24s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1486.5M, totSessionCpu=0:00:25 **
[07/15 17:55:31     24s]   DRV Snapshot: (REF)
[07/15 17:55:31     24s]          Tran DRV: 0 (0)
[07/15 17:55:31     24s]           Cap DRV: 0 (0)
[07/15 17:55:31     24s]        Fanout DRV: 0 (0)
[07/15 17:55:31     24s]            Glitch: 0 (0)
[07/15 17:55:31     24s] *** Timing NOT met, worst failing slack is -0.046
[07/15 17:55:31     24s] *** Check timing (0:00:00.0)
[07/15 17:55:31     24s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 17:55:31     24s] Deleting Lib Analyzer.
[07/15 17:55:31     24s] Begin: GigaOpt Optimization in WNS mode
[07/15 17:55:31     24s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[07/15 17:55:31     24s] Info: 13 clock nets excluded from IPO operation.
[07/15 17:55:31     24s] End AAE Lib Interpolated Model. (MEM=2015.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:31     24s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:24.6/0:03:26.0 (0.1), mem = 2015.2M
[07/15 17:55:31     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.22476.2
[07/15 17:55:31     24s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/15 17:55:31     24s] ### Creating PhyDesignMc. totSessionCpu=0:00:24.6 mem=2015.2M
[07/15 17:55:31     24s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/15 17:55:31     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2015.2M, EPOCH TIME: 1721080531.583843
[07/15 17:55:31     24s] Processing tracks to init pin-track alignment.
[07/15 17:55:31     24s] z: 2, totalTracks: 1
[07/15 17:55:31     24s] z: 4, totalTracks: 1
[07/15 17:55:31     24s] z: 6, totalTracks: 1
[07/15 17:55:31     24s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:31     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2015.2M, EPOCH TIME: 1721080531.585236
[07/15 17:55:31     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 17:55:31     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2015.2M, EPOCH TIME: 1721080531.594584
[07/15 17:55:31     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2015.2M, EPOCH TIME: 1721080531.594639
[07/15 17:55:31     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2015.2M, EPOCH TIME: 1721080531.594763
[07/15 17:55:31     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2015.2MB).
[07/15 17:55:31     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2015.2M, EPOCH TIME: 1721080531.594949
[07/15 17:55:31     24s] TotalInstCnt at PhyDesignMc Initialization: 1398
[07/15 17:55:31     24s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:24.6 mem=2015.2M
[07/15 17:55:31     24s] ### Creating RouteCongInterface, started
[07/15 17:55:31     24s] ### Creating RouteCongInterface, finished
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] Creating Lib Analyzer ...
[07/15 17:55:31     24s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 17:55:31     24s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 17:55:31     24s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 17:55:31     24s] 
[07/15 17:55:31     24s] {RT max_rc 0 3 3 0}
[07/15 17:55:32     25s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:25.3 mem=2015.2M
[07/15 17:55:32     25s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:25.3 mem=2015.2M
[07/15 17:55:32     25s] Creating Lib Analyzer, finished. 
[07/15 17:55:32     25s] *info: 13 clock nets excluded
[07/15 17:55:32     25s] *info: 25 no-driver nets excluded.
[07/15 17:55:32     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.22476.1
[07/15 17:55:32     25s] PathGroup :  reg2reg  TargetSlack : 0 
[07/15 17:55:32     25s] ** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -0.070 Density 65.37
[07/15 17:55:32     25s] Optimizer WNS Pass 0
[07/15 17:55:32     25s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.046|-0.070|
|reg2reg   | 5.737| 0.000|
|HEPG      | 5.737| 0.000|
|All Paths |-0.046|-0.070|
+----------+------+------+

[07/15 17:55:32     25s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2053.4M, EPOCH TIME: 1721080532.418237
[07/15 17:55:32     25s] Found 0 hard placement blockage before merging.
[07/15 17:55:32     25s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2053.4M, EPOCH TIME: 1721080532.418307
[07/15 17:55:32     25s] Active Path Group: default 
[07/15 17:55:32     25s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 17:55:32     25s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[07/15 17:55:32     25s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 17:55:32     25s] |  -0.046|   -0.046|  -0.070|   -0.070|   65.37%|   0:00:00.0| 2053.4M|slow_functional_mode|  default| up_switches[23]                 |
[07/15 17:55:32     25s] |   0.000|    0.002|   0.000|    0.000|   65.43%|   0:00:00.0| 2072.4M|slow_functional_mode|       NA| NA                              |
[07/15 17:55:32     25s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------+
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2072.4M) ***
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2072.4M) ***
[07/15 17:55:32     25s] Deleting 0 temporary hard placement blockage(s).
[07/15 17:55:32     25s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |5.737|0.000|
|HEPG      |5.737|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[07/15 17:55:32     25s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.43
[07/15 17:55:32     25s] Update Timing Windows (Threshold 0.091) ...
[07/15 17:55:32     25s] Re Calculate Delays on 0 Nets
[07/15 17:55:32     25s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |5.737|0.000|
|HEPG      |5.737|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2072.4M) ***
[07/15 17:55:32     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.22476.1
[07/15 17:55:32     25s] Total-nets :: 1432, Stn-nets :: 0, ratio :: 0 %, Total-len 58870.1, Stn-len 0
[07/15 17:55:32     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2053.4M, EPOCH TIME: 1721080532.493610
[07/15 17:55:32     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 17:55:32     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:32     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:32     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:32     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1994.4M, EPOCH TIME: 1721080532.496283
[07/15 17:55:32     25s] TotalInstCnt at PhyDesignMc Destruction: 1398
[07/15 17:55:32     25s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.22476.2
[07/15 17:55:32     25s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:25.5/0:03:26.9 (0.1), mem = 1994.4M
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] =============================================================================================
[07/15 17:55:32     25s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     21.18-s099_1
[07/15 17:55:32     25s] =============================================================================================
[07/15 17:55:32     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:32     25s] ---------------------------------------------------------------------------------------------
[07/15 17:55:32     25s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  73.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 17:55:32     25s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[07/15 17:55:32     25s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ TransformInit          ]      1   0:00:00.1  (  11.7 % )     0:00:00.8 /  0:00:00.8    1.0
[07/15 17:55:32     25s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.4
[07/15 17:55:32     25s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/15 17:55:32     25s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 17:55:32     25s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ OptEval                ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 17:55:32     25s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 17:55:32     25s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/15 17:55:32     25s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:32     25s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.0    1.0
[07/15 17:55:32     25s] ---------------------------------------------------------------------------------------------
[07/15 17:55:32     25s]  WnsOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:32     25s] ---------------------------------------------------------------------------------------------
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] **INFO: Skipping refine place as no non-legal commits were detected
[07/15 17:55:32     25s] End: GigaOpt Optimization in WNS mode
[07/15 17:55:32     25s] Skipping post route harden opt
[07/15 17:55:32     25s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/15 17:55:32     25s] Deleting Lib Analyzer.
[07/15 17:55:32     25s] GigaOpt: target slack met, skip TNS optimization
[07/15 17:55:32     25s]   Timing Snapshot: (REF)
[07/15 17:55:32     25s]      Weighted WNS: 0.000
[07/15 17:55:32     25s]       All  PG WNS: 0.000
[07/15 17:55:32     25s]       High PG WNS: 0.000
[07/15 17:55:32     25s]       All  PG TNS: 0.000
[07/15 17:55:32     25s]       High PG TNS: 0.000
[07/15 17:55:32     25s]       Low  PG TNS: 0.000
[07/15 17:55:32     25s]    Category Slack: { [L, 0.002] [H, 5.737] }
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] Creating Lib Analyzer ...
[07/15 17:55:32     25s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[07/15 17:55:32     25s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[07/15 17:55:32     25s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[07/15 17:55:32     25s] 
[07/15 17:55:32     25s] {RT max_rc 0 3 3 0}
[07/15 17:55:33     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.2 mem=1996.4M
[07/15 17:55:33     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.2 mem=1996.4M
[07/15 17:55:33     26s] Creating Lib Analyzer, finished. 
[07/15 17:55:33     26s] **INFO: flowCheckPoint #3 OptimizationPreEco
[07/15 17:55:33     26s] Running postRoute recovery in preEcoRoute mode
[07/15 17:55:33     26s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1507.4M, totSessionCpu=0:00:26 **
[07/15 17:55:33     26s]   DRV Snapshot: (TGT)
[07/15 17:55:33     26s]          Tran DRV: 0 (0)
[07/15 17:55:33     26s]           Cap DRV: 0 (0)
[07/15 17:55:33     26s]        Fanout DRV: 0 (0)
[07/15 17:55:33     26s]            Glitch: 0 (0)
[07/15 17:55:33     26s] Checking DRV degradation...
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s] Recovery Manager:
[07/15 17:55:33     26s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 17:55:33     26s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 17:55:33     26s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 17:55:33     26s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 17:55:33     26s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1996.54M, totSessionCpu=0:00:26).
[07/15 17:55:33     26s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1507.5M, totSessionCpu=0:00:26 **
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]   DRV Snapshot: (REF)
[07/15 17:55:33     26s]          Tran DRV: 0 (0)
[07/15 17:55:33     26s]           Cap DRV: 0 (0)
[07/15 17:55:33     26s]        Fanout DRV: 0 (0)
[07/15 17:55:33     26s]            Glitch: 0 (0)
[07/15 17:55:33     26s] Skipping pre eco harden opt
[07/15 17:55:33     26s] Running refinePlace -preserveRouting true -hardFence false
[07/15 17:55:33     26s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2034.7M, EPOCH TIME: 1721080533.229289
[07/15 17:55:33     26s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2034.7M, EPOCH TIME: 1721080533.229358
[07/15 17:55:33     26s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2034.7M, EPOCH TIME: 1721080533.229456
[07/15 17:55:33     26s] Processing tracks to init pin-track alignment.
[07/15 17:55:33     26s] z: 2, totalTracks: 1
[07/15 17:55:33     26s] z: 4, totalTracks: 1
[07/15 17:55:33     26s] z: 6, totalTracks: 1
[07/15 17:55:33     26s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/15 17:55:33     26s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2034.7M, EPOCH TIME: 1721080533.230711
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]  Skipping Bad Lib Cell Checking (CMU) !
[07/15 17:55:33     26s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2034.7M, EPOCH TIME: 1721080533.239779
[07/15 17:55:33     26s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2034.7M, EPOCH TIME: 1721080533.239831
[07/15 17:55:33     26s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2034.7M, EPOCH TIME: 1721080533.239956
[07/15 17:55:33     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2034.7MB).
[07/15 17:55:33     26s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.011, MEM:2034.7M, EPOCH TIME: 1721080533.240137
[07/15 17:55:33     26s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2034.7M, EPOCH TIME: 1721080533.240184
[07/15 17:55:33     26s] TDRefine: refinePlace mode is spiral
[07/15 17:55:33     26s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.22476.1
[07/15 17:55:33     26s] OPERPROF:   Starting RefinePlace at level 2, MEM:2034.7M, EPOCH TIME: 1721080533.240250
[07/15 17:55:33     26s] *** Starting refinePlace (0:00:26.2 mem=2034.7M) ***
[07/15 17:55:33     26s] Total net bbox length = 4.756e+04 (2.660e+04 2.096e+04) (ext = 5.114e+03)
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:33     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 17:55:33     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 17:55:33     26s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2034.7M, EPOCH TIME: 1721080533.241623
[07/15 17:55:33     26s] Starting refinePlace ...
[07/15 17:55:33     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 17:55:33     26s] One DDP V2 for no tweak run.
[07/15 17:55:33     26s] (I)      Default pattern map key = aska_dig_default.
[07/15 17:55:33     26s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2034.7M, EPOCH TIME: 1721080533.243786
[07/15 17:55:33     26s] DDP initSite1 nrRow 45 nrJob 45
[07/15 17:55:33     26s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2034.7M, EPOCH TIME: 1721080533.243847
[07/15 17:55:33     26s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2034.7M, EPOCH TIME: 1721080533.243987
[07/15 17:55:33     26s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2034.7M, EPOCH TIME: 1721080533.244049
[07/15 17:55:33     26s] DDP markSite nrRow 45 nrJob 45
[07/15 17:55:33     26s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2034.7M, EPOCH TIME: 1721080533.244209
[07/15 17:55:33     26s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2034.7M, EPOCH TIME: 1721080533.244272
[07/15 17:55:33     26s]   Spread Effort: high, post-route mode, useDDP on.
[07/15 17:55:33     26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2034.7MB) @(0:00:26.2 - 0:00:26.2).
[07/15 17:55:33     26s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 17:55:33     26s] wireLenOptFixPriorityInst 368 inst fixed
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/15 17:55:33     26s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f6c33a7daf8.
[07/15 17:55:33     26s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/15 17:55:33     26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/15 17:55:33     26s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/15 17:55:33     26s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/15 17:55:33     26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2002.7MB) @(0:00:26.2 - 0:00:26.3).
[07/15 17:55:33     26s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/15 17:55:33     26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2002.7MB
[07/15 17:55:33     26s] Statistics of distance of Instance movement in refine placement:
[07/15 17:55:33     26s]   maximum (X+Y) =         0.00 um
[07/15 17:55:33     26s]   mean    (X+Y) =         0.00 um
[07/15 17:55:33     26s] Summary Report:
[07/15 17:55:33     26s] Instances move: 0 (out of 1387 movable)
[07/15 17:55:33     26s] Instances flipped: 0
[07/15 17:55:33     26s] Mean displacement: 0.00 um
[07/15 17:55:33     26s] Max displacement: 0.00 um 
[07/15 17:55:33     26s] Total instances moved : 0
[07/15 17:55:33     26s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.023, MEM:2002.7M, EPOCH TIME: 1721080533.264447
[07/15 17:55:33     26s] Total net bbox length = 4.756e+04 (2.660e+04 2.096e+04) (ext = 5.114e+03)
[07/15 17:55:33     26s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2002.7MB
[07/15 17:55:33     26s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2002.7MB) @(0:00:26.2 - 0:00:26.3).
[07/15 17:55:33     26s] *** Finished refinePlace (0:00:26.3 mem=2002.7M) ***
[07/15 17:55:33     26s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.22476.1
[07/15 17:55:33     26s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.025, MEM:2002.7M, EPOCH TIME: 1721080533.264875
[07/15 17:55:33     26s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2002.7M, EPOCH TIME: 1721080533.264924
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1398).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:1964.7M, EPOCH TIME: 1721080533.267021
[07/15 17:55:33     26s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.038, MEM:1964.7M, EPOCH TIME: 1721080533.267073
[07/15 17:55:33     26s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 17:55:33     26s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[07/15 17:55:33     26s] {MMLU 0 13 1432}
[07/15 17:55:33     26s] ### Creating LA Mngr. totSessionCpu=0:00:26.3 mem=1964.7M
[07/15 17:55:33     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:26.3 mem=1964.7M
[07/15 17:55:33     26s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1964.7M, EPOCH TIME: 1721080533.274860
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:33     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1964.7M, EPOCH TIME: 1721080533.283879
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  5.737  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2028.9M, EPOCH TIME: 1721080533.309623
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:33     26s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2028.9M, EPOCH TIME: 1721080533.318711
[07/15 17:55:33     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:33     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:33     26s] Density: 65.428%
------------------------------------------------------------------

[07/15 17:55:33     26s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1509.0M, totSessionCpu=0:00:26 **
[07/15 17:55:33     26s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[07/15 17:55:33     26s] -routeWithEco false                       # bool, default=false
[07/15 17:55:33     26s] -routeSelectedNetOnly false               # bool, default=false
[07/15 17:55:33     26s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/15 17:55:33     26s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/15 17:55:33     26s] Existing Dirty Nets : 0
[07/15 17:55:33     26s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[07/15 17:55:33     26s] Reset Dirty Nets : 0
[07/15 17:55:33     26s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:26.3/0:03:27.8 (0.1), mem = 1971.3M
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s] globalDetailRoute
[07/15 17:55:33     26s] 
[07/15 17:55:33     26s] #Start globalDetailRoute on Mon Jul 15 17:55:33 2024
[07/15 17:55:33     26s] #
[07/15 17:55:33     26s] ### Time Record (globalDetailRoute) is installed.
[07/15 17:55:33     26s] ### Time Record (Pre Callback) is installed.
[07/15 17:55:33     26s] Closing parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d': 7134 access done (mem: 1971.316M)
[07/15 17:55:33     26s] ### Time Record (Pre Callback) is uninstalled.
[07/15 17:55:33     26s] ### Time Record (DB Import) is installed.
[07/15 17:55:33     26s] ### Time Record (Timing Data Generation) is installed.
[07/15 17:55:33     26s] ### Time Record (Timing Data Generation) is uninstalled.
[07/15 17:55:33     26s] #create default rule from bind_ndr_rule rule=0x7f6c47f45660 0x7f6c405beff0
[07/15 17:55:33     26s] ### Net info: total nets: 1459
[07/15 17:55:33     26s] ### Net info: dirty nets: 0
[07/15 17:55:33     26s] ### Net info: marked as disconnected nets: 0
[07/15 17:55:33     26s] #num needed restored net=0
[07/15 17:55:33     26s] #need_extraction net=0 (total=1459)
[07/15 17:55:33     26s] ### Net info: fully routed nets: 1432
[07/15 17:55:33     26s] ### Net info: trivial (< 2 pins) nets: 27
[07/15 17:55:33     26s] ### Net info: unrouted nets: 0
[07/15 17:55:33     26s] ### Net info: re-extraction nets: 0
[07/15 17:55:33     26s] ### Net info: ignored nets: 0
[07/15 17:55:33     26s] ### Net info: skip routing nets: 0
[07/15 17:55:33     26s] ### import design signature (2): route=698539839 fixed_route=1767176552 flt_obj=0 vio=518626335 swire=282492057 shield_wire=1 net_attr=274201517 dirty_area=0 del_dirty_area=0 cell=617033167 placement=975510984 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[07/15 17:55:33     26s] ### Time Record (DB Import) is uninstalled.
[07/15 17:55:33     26s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/15 17:55:33     26s] #RTESIG:78da95d3c96ec3201006e09efb142392832b252903b6816b976b5ba5cb35a235892c39b8
[07/15 17:55:33     26s] #       62a994b72f4a4ea99c62fb683e7e33337836ff785c0361b842b9f454a90dc2d39a712aa8
[07/15 17:55:33     26s] #       58a2aaaa5b869bb4f47e47ae67f3e797372161ab3b6fa0f8ecfb6e01cdc1ea7dfb058dd9
[07/15 17:55:33     26s] #       ead805f02684d6ee6e4e1ab9005cd1e303c5b6eb755840f4c6fd713c2d4f881554014102
[07/15 17:55:33     26s] #       850f2ebd1d8c144881ecd3def63e861cad80fcb42ec4def70fa72fbe9a10bf33dbca1288
[07/15 17:55:33     26s] #       8ea14f2c1867b53b0c3a95dc949e51e4e77e2013914b082e8ecdc48a4fe3620aaf440d6a
[07/15 17:55:33     26s] #       cc9cb1a6e7e71834a8f2f5d792e691500808456b83d919376ca44af7c4076d1bed9a3449
[07/15 17:55:33     26s] #       63e3fe924420b6b726a3ca6c854ac89c619461d66059033976e1ff9bca503228ff6f0443
[07/15 17:55:33     26s] #       951d0d4ba7ca763da1724450352288a7dffc626557bf496f7744
[07/15 17:55:33     26s] #
[07/15 17:55:33     26s] #Skip comparing routing design signature in db-snapshot flow
[07/15 17:55:33     26s] ### Time Record (Data Preparation) is installed.
[07/15 17:55:33     26s] #RTESIG:78da9594c96ec32010867bee538c480eae94a40cd806ae5dae6d952ed788d624b2e4e08a
[07/15 17:55:33     26s] #       a552debe2839a5728acd11bef9e79f45cce61f8f6b200c5728979e2ab541785a334e0515
[07/15 17:55:33     26s] #       4b545575cb70939edeefc8f56cfefcf226246c75e70d149f7ddf2da03958bd6fbfa0315b
[07/15 17:55:33     26s] #       1dbb00de84d0daddcd89462e0057f478a0d876bd0e0b88deb83f1c4fcf13640555409040
[07/15 17:55:33     26s] #       e1834bb783920229907d8a6def63c8a115909fd685d8fbfee194f1d584f89d092b4b203a
[07/15 17:55:33     26s] #       863e61c138abdd619053899bd2338afc9c1fd044e412828b6335b1e2d3703105af440d6a
[07/15 17:55:33     26s] #       cc9cb1a6e73e061954f9fa6b49f390500808456b83d91937cc4895f6c4076d1bed9a3449
[07/15 17:55:33     26s] #       63e3fe1289406c6f4d862ab3152a9e16eee8feff0d4325644e8c51865906cb7a54428692
[07/15 17:55:33     26s] #       41f97fc758b29f4d985c65c793a0728450354288a7ffe0626557bf7d7883fa
[07/15 17:55:33     26s] #
[07/15 17:55:33     26s] ### Time Record (Data Preparation) is uninstalled.
[07/15 17:55:33     26s] ### Time Record (Global Routing) is installed.
[07/15 17:55:33     26s] ### Time Record (Global Routing) is uninstalled.
[07/15 17:55:33     26s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 17:55:33     26s] #Total number of routable nets = 1432.
[07/15 17:55:33     26s] #Total number of nets in the design = 1459.
[07/15 17:55:33     26s] #5 routable nets do not have any wires.
[07/15 17:55:33     26s] #1427 routable nets have routed wires.
[07/15 17:55:33     26s] #5 nets will be global routed.
[07/15 17:55:33     26s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 17:55:33     26s] ### Time Record (Data Preparation) is installed.
[07/15 17:55:33     26s] #Start routing data preparation on Mon Jul 15 17:55:33 2024
[07/15 17:55:33     26s] #
[07/15 17:55:33     26s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[07/15 17:55:33     26s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:33     26s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:33     26s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:33     26s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:33     26s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:33     26s] #Build and mark too close pins for the same net.
[07/15 17:55:33     26s] ### Time Record (Cell Pin Access) is installed.
[07/15 17:55:33     26s] #Restoring pin access data from file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pn_placed_cts_routed/inn_data/aska_dig.apa ...
[07/15 17:55:33     26s] #Done restoring pin access data
[07/15 17:55:33     26s] #Initial pin access analysis.
[07/15 17:55:33     26s] #Detail pin access analysis.
[07/15 17:55:33     26s] ### Time Record (Cell Pin Access) is uninstalled.
[07/15 17:55:33     26s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[07/15 17:55:33     26s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:55:33     26s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:55:33     26s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[07/15 17:55:33     26s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[07/15 17:55:33     26s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[07/15 17:55:33     26s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[07/15 17:55:33     26s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[07/15 17:55:33     26s] #pin_access_rlayer=2(MET2)
[07/15 17:55:33     26s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/15 17:55:33     26s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/15 17:55:33     26s] #Processed 7/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[07/15 17:55:33     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.91 (MB), peak = 1555.98 (MB)
[07/15 17:55:33     26s] #Regenerating Ggrids automatically.
[07/15 17:55:33     26s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[07/15 17:55:33     26s] #Using automatically generated G-grids.
[07/15 17:55:34     27s] #Done routing data preparation.
[07/15 17:55:34     27s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1542.59 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:34     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:34     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:34     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:34     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:34     27s] #Found 0 nets for post-route si or timing fixing.
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Finished routing data preparation on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Cpu time = 00:00:02
[07/15 17:55:34     27s] #Elapsed time = 00:00:02
[07/15 17:55:34     27s] #Increased memory = 31.12 (MB)
[07/15 17:55:34     27s] #Total memory = 1542.70 (MB)
[07/15 17:55:34     27s] #Peak memory = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### Time Record (Data Preparation) is uninstalled.
[07/15 17:55:34     27s] ### Time Record (Global Routing) is installed.
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Start global routing on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Start global routing initialization on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Number of eco nets is 5
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Start global routing data preparation on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### build_merged_routing_blockage_rect_list starts on Mon Jul 15 17:55:34 2024 with memory = 1542.76 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #Start routing resource analysis on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### init_is_bin_blocked starts on Mon Jul 15 17:55:34 2024 with memory = 1542.79 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul 15 17:55:34 2024 with memory = 1542.91 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### adjust_flow_cap starts on Mon Jul 15 17:55:34 2024 with memory = 1543.09 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 17:55:34 2024 with memory = 1543.09 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### set_via_blocked starts on Mon Jul 15 17:55:34 2024 with memory = 1543.09 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### copy_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1543.09 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #Routing resource analysis is done on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### report_flow_cap starts on Mon Jul 15 17:55:34 2024 with memory = 1543.09 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #  Resource Analysis:
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/15 17:55:34     27s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/15 17:55:34     27s] #  --------------------------------------------------------------
[07/15 17:55:34     27s] #  MET1           H          69         363        1537    53.16%
[07/15 17:55:34     27s] #  MET2           V         342         453        1537     7.29%
[07/15 17:55:34     27s] #  MET3           H         325         107        1537     0.00%
[07/15 17:55:34     27s] #  MET4           V         771          24        1537     0.00%
[07/15 17:55:34     27s] #  --------------------------------------------------------------
[07/15 17:55:34     27s] #  Total                   1508      42.13%        6148    15.11%
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### analyze_m2_tracks starts on Mon Jul 15 17:55:34 2024 with memory = 1543.10 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### report_initial_resource starts on Mon Jul 15 17:55:34 2024 with memory = 1543.10 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### mark_pg_pins_accessibility starts on Mon Jul 15 17:55:34 2024 with memory = 1543.10 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### set_net_region starts on Mon Jul 15 17:55:34 2024 with memory = 1543.11 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Global routing data preparation is done on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.12 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### prepare_level starts on Mon Jul 15 17:55:34 2024 with memory = 1543.12 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init level 1 starts on Mon Jul 15 17:55:34 2024 with memory = 1543.14 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### Level 1 hgrid = 53 X 29
[07/15 17:55:34     27s] ### prepare_level_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1543.18 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Global routing initialization is done on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1543.18 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #start global routing iteration 1...
[07/15 17:55:34     27s] ### init_flow_edge starts on Mon Jul 15 17:55:34 2024 with memory = 1543.24 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### routing at level 1 (topmost level) iter 0
[07/15 17:55:34     27s] ### measure_qor starts on Mon Jul 15 17:55:34 2024 with memory = 1547.83 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### measure_congestion starts on Mon Jul 15 17:55:34 2024 with memory = 1547.84 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.84 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### route_end starts on Mon Jul 15 17:55:34 2024 with memory = 1547.85 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[07/15 17:55:34     27s] #Total number of routable nets = 1432.
[07/15 17:55:34     27s] #Total number of nets in the design = 1459.
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #1432 routable nets have routed wires.
[07/15 17:55:34     27s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Routed nets constraints summary:
[07/15 17:55:34     27s] #-----------------------------
[07/15 17:55:34     27s] #        Rules   Unconstrained  
[07/15 17:55:34     27s] #-----------------------------
[07/15 17:55:34     27s] #      Default               5  
[07/15 17:55:34     27s] #-----------------------------
[07/15 17:55:34     27s] #        Total               5  
[07/15 17:55:34     27s] #-----------------------------
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Routing constraints summary of the whole design:
[07/15 17:55:34     27s] #---------------------------------------------------------
[07/15 17:55:34     27s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[07/15 17:55:34     27s] #---------------------------------------------------------
[07/15 17:55:34     27s] #      Default           13             13            1419  
[07/15 17:55:34     27s] #---------------------------------------------------------
[07/15 17:55:34     27s] #        Total           13             13            1419  
[07/15 17:55:34     27s] #---------------------------------------------------------
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### adjust_flow_per_partial_route_obs starts on Mon Jul 15 17:55:34 2024 with memory = 1547.88 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_base_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1547.88 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_flow_edge starts on Mon Jul 15 17:55:34 2024 with memory = 1547.88 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1547.90 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### report_overcon starts on Mon Jul 15 17:55:34 2024 with memory = 1547.92 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #                 OverCon          
[07/15 17:55:34     27s] #                  #Gcell    %Gcell
[07/15 17:55:34     27s] #     Layer           (1)   OverCon  Flow/Cap
[07/15 17:55:34     27s] #  ----------------------------------------------
[07/15 17:55:34     27s] #  MET1          1(0.10%)   (0.10%)     0.75  
[07/15 17:55:34     27s] #  MET2          0(0.00%)   (0.00%)     0.50  
[07/15 17:55:34     27s] #  MET3          0(0.00%)   (0.00%)     0.25  
[07/15 17:55:34     27s] #  MET4          0(0.00%)   (0.00%)     0.03  
[07/15 17:55:34     27s] #  ----------------------------------------------
[07/15 17:55:34     27s] #     Total      1(0.02%)   (0.02%)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/15 17:55:34     27s] #  Overflow after GR: 0.02% H + 0.00% V
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_base_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1547.93 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_flow_edge starts on Mon Jul 15 17:55:34 2024 with memory = 1547.93 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_flow starts on Mon Jul 15 17:55:34 2024 with memory = 1547.94 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### generate_cong_map_content starts on Mon Jul 15 17:55:34 2024 with memory = 1547.94 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### update starts on Mon Jul 15 17:55:34 2024 with memory = 1547.95 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #Complete Global Routing.
[07/15 17:55:34     27s] #Total wire length = 58882 um.
[07/15 17:55:34     27s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET1 = 3984 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET2 = 25481 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET3 = 26267 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:34     27s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:34     27s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:34     27s] #Total number of vias = 8109
[07/15 17:55:34     27s] #Total number of multi-cut vias = 7435 ( 91.7%)
[07/15 17:55:34     27s] #Total number of single cut vias = 674 (  8.3%)
[07/15 17:55:34     27s] #Up-Via Summary (total 8109):
[07/15 17:55:34     27s] #                   single-cut          multi-cut      Total
[07/15 17:55:34     27s] #-----------------------------------------------------------
[07/15 17:55:34     27s] # MET1             651 ( 13.2%)      4290 ( 86.8%)       4941
[07/15 17:55:34     27s] # MET2              17 (  0.6%)      2901 ( 99.4%)       2918
[07/15 17:55:34     27s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:34     27s] #-----------------------------------------------------------
[07/15 17:55:34     27s] #                  674 (  8.3%)      7435 ( 91.7%)       8109 
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### report_overcon starts on Mon Jul 15 17:55:34 2024 with memory = 1547.97 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### report_overcon starts on Mon Jul 15 17:55:34 2024 with memory = 1547.97 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #Max overcon = 1 tracks.
[07/15 17:55:34     27s] #Total overcon = 0.02%.
[07/15 17:55:34     27s] #Worst layer Gcell overcon rate = 0.00%.
[07/15 17:55:34     27s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### global_route design signature (5): route=292522182 net_attr=1975571376
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Global routing statistics:
[07/15 17:55:34     27s] #Cpu time = 00:00:00
[07/15 17:55:34     27s] #Elapsed time = 00:00:00
[07/15 17:55:34     27s] #Increased memory = 5.29 (MB)
[07/15 17:55:34     27s] #Total memory = 1548.00 (MB)
[07/15 17:55:34     27s] #Peak memory = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Finished global routing on Mon Jul 15 17:55:34 2024
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### Time Record (Global Routing) is uninstalled.
[07/15 17:55:34     27s] ### Time Record (Data Preparation) is installed.
[07/15 17:55:34     27s] ### Time Record (Data Preparation) is uninstalled.
[07/15 17:55:34     27s] ### track-assign external-init starts on Mon Jul 15 17:55:34 2024 with memory = 1548.01 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### Time Record (Track Assignment) is installed.
[07/15 17:55:34     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:34     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:34     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:34     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:34     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:34     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:34     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:34     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:34     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:34     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:34     27s] ### Time Record (Track Assignment) is uninstalled.
[07/15 17:55:34     27s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.02 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### track-assign engine-init starts on Mon Jul 15 17:55:34 2024 with memory = 1548.02 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] ### Time Record (Track Assignment) is installed.
[07/15 17:55:34     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:34     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:34     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:34     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:34     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:34     27s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### track-assign core-engine starts on Mon Jul 15 17:55:34 2024 with memory = 1548.08 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #Start Track Assignment.
[07/15 17:55:34     27s] #Done with 3 horizontal wires in 1 hboxes and 1 vertical wires in 2 hboxes.
[07/15 17:55:34     27s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 2 hboxes.
[07/15 17:55:34     27s] #Complete Track Assignment.
[07/15 17:55:34     27s] #Total wire length = 58888 um.
[07/15 17:55:34     27s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET1 = 3984 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET2 = 25491 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET3 = 26264 um.
[07/15 17:55:34     27s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:34     27s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:34     27s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:34     27s] #Total number of vias = 8109
[07/15 17:55:34     27s] #Total number of multi-cut vias = 7435 ( 91.7%)
[07/15 17:55:34     27s] #Total number of single cut vias = 674 (  8.3%)
[07/15 17:55:34     27s] #Up-Via Summary (total 8109):
[07/15 17:55:34     27s] #                   single-cut          multi-cut      Total
[07/15 17:55:34     27s] #-----------------------------------------------------------
[07/15 17:55:34     27s] # MET1             651 ( 13.2%)      4290 ( 86.8%)       4941
[07/15 17:55:34     27s] # MET2              17 (  0.6%)      2901 ( 99.4%)       2918
[07/15 17:55:34     27s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:34     27s] #-----------------------------------------------------------
[07/15 17:55:34     27s] #                  674 (  8.3%)      7435 ( 91.7%)       8109 
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] ### track_assign design signature (8): route=408480627
[07/15 17:55:34     27s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:34     27s] ### Time Record (Track Assignment) is uninstalled.
[07/15 17:55:34     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.27 (MB), peak = 1555.98 (MB)
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #number of short segments in preferred routing layers
[07/15 17:55:34     27s] #	
[07/15 17:55:34     27s] #	
[07/15 17:55:34     27s] #
[07/15 17:55:34     27s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/15 17:55:34     27s] #Cpu time = 00:00:02
[07/15 17:55:34     27s] #Elapsed time = 00:00:02
[07/15 17:55:34     27s] #Increased memory = 37.74 (MB)
[07/15 17:55:34     27s] #Total memory = 1549.30 (MB)
[07/15 17:55:34     27s] #Peak memory = 1555.98 (MB)
[07/15 17:55:34     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:34     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:34     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:34     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:34     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     27s] ### Time Record (Detail Routing) is installed.
[07/15 17:55:35     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     27s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     27s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     27s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     27s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     27s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Start Detail Routing..
[07/15 17:55:35     28s] #start initial detail routing ...
[07/15 17:55:35     28s] ### Design has 0 dirty nets, 24 dirty-areas)
[07/15 17:55:35     28s] # ECO: 4.44% of the total area was rechecked for DRC, and 4.44% required routing.
[07/15 17:55:35     28s] #   number of violations = 0
[07/15 17:55:35     28s] #4 out of 1398 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.2%.
[07/15 17:55:35     28s] #0.0% of the total area is being checked for drcs
[07/15 17:55:35     28s] #0.0% of the total area was checked
[07/15 17:55:35     28s] ### Gcell dirty-map stats: routing = 6.38%, drc-check-only = 5.47%, dirty-area = 0.91%
[07/15 17:55:35     28s] #   number of violations = 0
[07/15 17:55:35     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.05 (MB), peak = 1572.40 (MB)
[07/15 17:55:35     28s] #Complete Detail Routing.
[07/15 17:55:35     28s] #Total wire length = 58899 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25487 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26290 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7431 ( 91.5%)
[07/15 17:55:35     28s] #Total number of single cut vias = 687 (  8.5%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             656 ( 13.3%)      4286 ( 86.7%)       4942
[07/15 17:55:35     28s] # MET2              25 (  0.9%)      2901 ( 99.1%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  687 (  8.5%)      7431 ( 91.5%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total number of DRC violations = 0
[07/15 17:55:35     28s] ### Time Record (Detail Routing) is uninstalled.
[07/15 17:55:35     28s] #Cpu time = 00:00:00
[07/15 17:55:35     28s] #Elapsed time = 00:00:00
[07/15 17:55:35     28s] #Increased memory = 7.77 (MB)
[07/15 17:55:35     28s] #Total memory = 1557.07 (MB)
[07/15 17:55:35     28s] #Peak memory = 1572.40 (MB)
[07/15 17:55:35     28s] ### Time Record (Antenna Fixing) is installed.
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #start routing for process antenna violation fix ...
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 17:55:35     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.80 (MB), peak = 1572.40 (MB)
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total wire length = 58899 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25487 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26290 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7431 ( 91.5%)
[07/15 17:55:35     28s] #Total number of single cut vias = 687 (  8.5%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             656 ( 13.3%)      4286 ( 86.7%)       4942
[07/15 17:55:35     28s] # MET2              25 (  0.9%)      2901 ( 99.1%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  687 (  8.5%)      7431 ( 91.5%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total number of DRC violations = 0
[07/15 17:55:35     28s] #Total number of process antenna violations = 1
[07/15 17:55:35     28s] #Total number of net violated process antenna rule = 1
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total wire length = 58899 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25487 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26290 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7431 ( 91.5%)
[07/15 17:55:35     28s] #Total number of single cut vias = 687 (  8.5%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             656 ( 13.3%)      4286 ( 86.7%)       4942
[07/15 17:55:35     28s] # MET2              25 (  0.9%)      2901 ( 99.1%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  687 (  8.5%)      7431 ( 91.5%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total number of DRC violations = 0
[07/15 17:55:35     28s] #Total number of process antenna violations = 1
[07/15 17:55:35     28s] #Total number of net violated process antenna rule = 1
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] ### Gcell dirty-map stats: routing = 6.38%, drc-check-only = 5.47%, dirty-area = 0.91%
[07/15 17:55:35     28s] ### Time Record (Antenna Fixing) is uninstalled.
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] ### Time Record (Post Route Via Swapping) is installed.
[07/15 17:55:35     28s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Start Post Route via swapping...
[07/15 17:55:35     28s] #6.37% of area are rerouted by ECO routing.
[07/15 17:55:35     28s] #   number of violations = 0
[07/15 17:55:35     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.89 (MB), peak = 1572.40 (MB)
[07/15 17:55:35     28s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 17:55:35     28s] #Total number of DRC violations = 0
[07/15 17:55:35     28s] #Total number of process antenna violations = 1
[07/15 17:55:35     28s] #Total number of net violated process antenna rule = 1
[07/15 17:55:35     28s] #Post Route via swapping is done.
[07/15 17:55:35     28s] ### Time Record (Post Route Via Swapping) is uninstalled.
[07/15 17:55:35     28s] #Total wire length = 58899 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25487 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26290 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7452 ( 91.8%)
[07/15 17:55:35     28s] #Total number of single cut vias = 666 (  8.2%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             648 ( 13.1%)      4294 ( 86.9%)       4942
[07/15 17:55:35     28s] # MET2              12 (  0.4%)      2914 ( 99.6%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  666 (  8.2%)      7452 ( 91.8%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] ### Time Record (Post Route Wire Spreading) is installed.
[07/15 17:55:35     28s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Start Post Route wire spreading..
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Start data preparation for wire spreading...
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Data preparation is done on Mon Jul 15 17:55:35 2024
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] ### track-assign engine-init starts on Mon Jul 15 17:55:35 2024 with memory = 1556.90 (MB), peak = 1572.40 (MB)
[07/15 17:55:35     28s] #Minimum voltage of a net in the design = 0.000.
[07/15 17:55:35     28s] #Maximum voltage of a net in the design = 3.600.
[07/15 17:55:35     28s] #Voltage range [0.000 - 3.600] has 1457 nets.
[07/15 17:55:35     28s] #Voltage range [0.000 - 0.000] has 1 net.
[07/15 17:55:35     28s] #Voltage range [3.000 - 3.600] has 1 net.
[07/15 17:55:35     28s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Start Post Route Wire Spread.
[07/15 17:55:35     28s] #Done with 12 horizontal wires in 2 hboxes and 45 vertical wires in 3 hboxes.
[07/15 17:55:35     28s] #Complete Post Route Wire Spread.
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #Total wire length = 58947 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25526 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26299 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7452 ( 91.8%)
[07/15 17:55:35     28s] #Total number of single cut vias = 666 (  8.2%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             648 ( 13.1%)      4294 ( 86.9%)       4942
[07/15 17:55:35     28s] # MET2              12 (  0.4%)      2914 ( 99.6%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  666 (  8.2%)      7452 ( 91.8%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #   number of violations = 0
[07/15 17:55:35     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.46 (MB), peak = 1572.40 (MB)
[07/15 17:55:35     28s] #CELL_VIEW aska_dig,init has 0 DRC violations
[07/15 17:55:35     28s] #Total number of DRC violations = 0
[07/15 17:55:35     28s] #Total number of process antenna violations = 1
[07/15 17:55:35     28s] #Total number of net violated process antenna rule = 1
[07/15 17:55:35     28s] #Post Route wire spread is done.
[07/15 17:55:35     28s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/15 17:55:35     28s] #Total wire length = 58947 um.
[07/15 17:55:35     28s] #Total half perimeter of net bounding box = 50565 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET1 = 3972 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET2 = 25526 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET3 = 26299 um.
[07/15 17:55:35     28s] #Total wire length on LAYER MET4 = 3149 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTP = 0 um.
[07/15 17:55:35     28s] #Total wire length on LAYER METTPL = 0 um.
[07/15 17:55:35     28s] #Total number of vias = 8118
[07/15 17:55:35     28s] #Total number of multi-cut vias = 7452 ( 91.8%)
[07/15 17:55:35     28s] #Total number of single cut vias = 666 (  8.2%)
[07/15 17:55:35     28s] #Up-Via Summary (total 8118):
[07/15 17:55:35     28s] #                   single-cut          multi-cut      Total
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] # MET1             648 ( 13.1%)      4294 ( 86.9%)       4942
[07/15 17:55:35     28s] # MET2              12 (  0.4%)      2914 ( 99.6%)       2926
[07/15 17:55:35     28s] # MET3               6 (  2.4%)       244 ( 97.6%)        250
[07/15 17:55:35     28s] #-----------------------------------------------------------
[07/15 17:55:35     28s] #                  666 (  8.2%)      7452 ( 91.8%)       8118 
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #detailRoute Statistics:
[07/15 17:55:35     28s] #Cpu time = 00:00:01
[07/15 17:55:35     28s] #Elapsed time = 00:00:01
[07/15 17:55:35     28s] #Increased memory = 8.16 (MB)
[07/15 17:55:35     28s] #Total memory = 1557.46 (MB)
[07/15 17:55:35     28s] #Peak memory = 1572.40 (MB)
[07/15 17:55:35     28s] #Skip updating routing design signature in db-snapshot flow
[07/15 17:55:35     28s] ### global_detail_route design signature (25): route=1062587798 flt_obj=0 vio=968552369 shield_wire=1
[07/15 17:55:35     28s] ### Time Record (DB Export) is installed.
[07/15 17:55:35     28s] ### export design design signature (26): route=1062587798 fixed_route=1767176552 flt_obj=0 vio=968552369 swire=282492057 shield_wire=1 net_attr=2139883225 dirty_area=0 del_dirty_area=0 cell=617033167 placement=975510984 pin_access=2133583612 inst_pattern=1 via=1588046920 routing_via=1346020735
[07/15 17:55:35     28s] ### Time Record (DB Export) is uninstalled.
[07/15 17:55:35     28s] ### Time Record (Post Callback) is installed.
[07/15 17:55:35     28s] ### Time Record (Post Callback) is uninstalled.
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] #globalDetailRoute statistics:
[07/15 17:55:35     28s] #Cpu time = 00:00:02
[07/15 17:55:35     28s] #Elapsed time = 00:00:02
[07/15 17:55:35     28s] #Increased memory = 6.49 (MB)
[07/15 17:55:35     28s] #Total memory = 1515.58 (MB)
[07/15 17:55:35     28s] #Peak memory = 1572.40 (MB)
[07/15 17:55:35     28s] #Number of warnings = 0
[07/15 17:55:35     28s] #Total number of warnings = 3
[07/15 17:55:35     28s] #Number of fails = 0
[07/15 17:55:35     28s] #Total number of fails = 0
[07/15 17:55:35     28s] #Complete globalDetailRoute on Mon Jul 15 17:55:35 2024
[07/15 17:55:35     28s] #
[07/15 17:55:35     28s] ### Time Record (globalDetailRoute) is uninstalled.
[07/15 17:55:35     28s] ### 
[07/15 17:55:35     28s] ###   Scalability Statistics
[07/15 17:55:35     28s] ### 
[07/15 17:55:35     28s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:55:35     28s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[07/15 17:55:35     28s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:55:35     28s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/15 17:55:35     28s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/15 17:55:35     28s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[07/15 17:55:35     28s] ### --------------------------------+----------------+----------------+----------------+
[07/15 17:55:35     28s] ### 
[07/15 17:55:35     28s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:00:28.6/0:03:30.0 (0.1), mem = 1976.3M
[07/15 17:55:35     28s] 
[07/15 17:55:35     28s] =============================================================================================
[07/15 17:55:35     28s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.18-s099_1
[07/15 17:55:35     28s] =============================================================================================
[07/15 17:55:35     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:35     28s] ---------------------------------------------------------------------------------------------
[07/15 17:55:35     28s] [ GlobalRoute            ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 17:55:35     28s] [ DetailRoute            ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/15 17:55:35     28s] [ MISC                   ]          0:00:02.1  (  91.7 % )     0:00:02.1 /  0:00:02.1    1.0
[07/15 17:55:35     28s] ---------------------------------------------------------------------------------------------
[07/15 17:55:35     28s]  EcoRoute #1 TOTAL                  0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 17:55:35     28s] ---------------------------------------------------------------------------------------------
[07/15 17:55:35     28s] 
[07/15 17:55:35     28s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1514.4M, totSessionCpu=0:00:29 **
[07/15 17:55:35     28s] New Signature Flow (restoreNanoRouteOptions) ....
[07/15 17:55:35     28s] OPTC: user 20.0
[07/15 17:55:35     28s] **INFO: flowCheckPoint #5 PostEcoSummary
[07/15 17:55:35     28s] Extraction called for design 'aska_dig' of instances=1398 and nets=1459 using extraction engine 'postRoute' at effort level 'low' .
[07/15 17:55:35     28s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[07/15 17:55:35     28s] RC Extraction called in multi-corner(2) mode.
[07/15 17:55:35     28s] Process corner(s) are loaded.
[07/15 17:55:35     28s]  Corner: max_rc
[07/15 17:55:35     28s]  Corner: min_rc
[07/15 17:55:35     28s] extractDetailRC Option : -outfile /tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d -maxResLength 200  -extended
[07/15 17:55:35     28s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/15 17:55:35     28s]       RC Corner Indexes            0       1   
[07/15 17:55:35     28s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/15 17:55:35     28s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[07/15 17:55:35     28s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:35     28s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:35     28s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/15 17:55:35     28s] Shrink Factor                : 1.00000
[07/15 17:55:35     28s] 
[07/15 17:55:35     28s] Trim Metal Layers:
[07/15 17:55:35     28s] LayerId::1 widthSet size::4
[07/15 17:55:35     28s] LayerId::2 widthSet size::4
[07/15 17:55:35     28s] LayerId::3 widthSet size::4
[07/15 17:55:35     28s] LayerId::4 widthSet size::4
[07/15 17:55:35     28s] LayerId::5 widthSet size::4
[07/15 17:55:35     28s] LayerId::6 widthSet size::2
[07/15 17:55:35     28s] eee: pegSigSF::1.070000
[07/15 17:55:35     28s] Initializing multi-corner capacitance tables ... 
[07/15 17:55:35     28s] Initializing multi-corner resistance tables ...
[07/15 17:55:35     28s] eee: l::1 avDens::0.127248 usedTrk::610.788682 availTrk::4800.000000 sigTrk::610.788682
[07/15 17:55:35     28s] eee: l::2 avDens::0.140272 usedTrk::628.418907 availTrk::4480.000000 sigTrk::628.418907
[07/15 17:55:35     28s] eee: l::3 avDens::0.156367 usedTrk::587.939729 availTrk::3760.000000 sigTrk::587.939729
[07/15 17:55:35     28s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:55:35     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:35     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:35     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035869 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:55:35     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1976.3M)
[07/15 17:55:35     28s] Creating parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for storing RC.
[07/15 17:55:35     28s] Extracted 10.0122% (CPU Time= 0:00:00.0  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 20.0101% (CPU Time= 0:00:00.0  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 30.0079% (CPU Time= 0:00:00.0  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 40.0129% (CPU Time= 0:00:00.0  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 50.0108% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 60.0086% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 70.0136% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 80.0115% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 90.0093% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2028.4M)
[07/15 17:55:35     28s] Number of Extracted Resistors     : 22598
[07/15 17:55:35     28s] Number of Extracted Ground Cap.   : 23441
[07/15 17:55:35     28s] Number of Extracted Coupling Cap. : 38720
[07/15 17:55:35     28s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 2012.340M)
[07/15 17:55:35     28s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/15 17:55:35     28s]  Corner: max_rc
[07/15 17:55:35     28s]  Corner: min_rc
[07/15 17:55:35     28s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2012.3M)
[07/15 17:55:35     28s] Creating parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb_Filter.rcdb.d' for storing RC.
[07/15 17:55:35     28s] Closing parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d': 1432 access done (mem: 2020.340M)
[07/15 17:55:35     28s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2020.340M)
[07/15 17:55:35     28s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 2020.340M)
[07/15 17:55:35     28s] processing rcdb (/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d) for hinst (top) of cell (aska_dig);
[07/15 17:55:37     29s] Closing parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d': 0 access done (mem: 2020.340M)
[07/15 17:55:37     29s] Lumped Parasitic Loading Completed (total cpu=0:00:01.1, real=0:00:02.0, current mem=2020.340M)
[07/15 17:55:37     29s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2020.340M)
[07/15 17:55:37     29s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1514.5M, totSessionCpu=0:00:30 **
[07/15 17:55:37     29s] Starting delay calculation for Setup views
[07/15 17:55:37     29s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/15 17:55:37     29s] AAE_INFO: resetNetProps viewIdx 0 
[07/15 17:55:37     29s] Starting SI iteration 1 using Infinite Timing Windows
[07/15 17:55:37     29s] #################################################################################
[07/15 17:55:37     29s] # Design Stage: PostRoute
[07/15 17:55:37     29s] # Design Name: aska_dig
[07/15 17:55:37     29s] # Design Mode: 180nm
[07/15 17:55:37     29s] # Analysis Mode: MMMC OCV 
[07/15 17:55:37     29s] # Parasitics Mode: SPEF/RCDB 
[07/15 17:55:37     29s] # Signoff Settings: SI On 
[07/15 17:55:37     29s] #################################################################################
[07/15 17:55:37     29s] AAE_INFO: 1 threads acquired from CTE.
[07/15 17:55:37     29s] Setting infinite Tws ...
[07/15 17:55:37     29s] First Iteration Infinite Tw... 
[07/15 17:55:37     29s] Calculate early delays in OCV mode...
[07/15 17:55:37     29s] Calculate late delays in OCV mode...
[07/15 17:55:37     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1999.9M, InitMEM = 1999.9M)
[07/15 17:55:37     29s] Start delay calculation (fullDC) (1 T). (MEM=1999.87)
[07/15 17:55:37     29s] 
[07/15 17:55:37     29s] Trim Metal Layers:
[07/15 17:55:37     29s] LayerId::1 widthSet size::4
[07/15 17:55:37     29s] LayerId::2 widthSet size::4
[07/15 17:55:37     29s] LayerId::3 widthSet size::4
[07/15 17:55:37     29s] LayerId::4 widthSet size::4
[07/15 17:55:37     29s] LayerId::5 widthSet size::4
[07/15 17:55:37     29s] LayerId::6 widthSet size::2
[07/15 17:55:37     29s] eee: pegSigSF::1.070000
[07/15 17:55:37     29s] Initializing multi-corner capacitance tables ... 
[07/15 17:55:37     29s] Initializing multi-corner resistance tables ...
[07/15 17:55:37     29s] eee: l::1 avDens::0.127248 usedTrk::610.788682 availTrk::4800.000000 sigTrk::610.788682
[07/15 17:55:37     29s] eee: l::2 avDens::0.140272 usedTrk::628.418907 availTrk::4480.000000 sigTrk::628.418907
[07/15 17:55:37     29s] eee: l::3 avDens::0.156367 usedTrk::587.939729 availTrk::3760.000000 sigTrk::587.939729
[07/15 17:55:37     29s] eee: l::4 avDens::0.020307 usedTrk::71.481250 availTrk::3520.000000 sigTrk::71.481250
[07/15 17:55:37     29s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:37     29s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/15 17:55:37     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035869 aWlH=0.000000 lMod=0 pMax=0.823400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/15 17:55:37     30s] End AAE Lib Interpolated Model. (MEM=2011.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:37     30s] Opening parasitic data file '/tmp/innovus_temp_22476_phoenix_saul_5vLz8O/aska_dig_22476_r5ueVQ.rcdb.d' for reading (mem: 2011.480M)
[07/15 17:55:37     30s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2011.5M)
[07/15 17:55:37     30s] Total number of fetched objects 1432
[07/15 17:55:37     30s] AAE_INFO-618: Total number of nets in the design is 1459,  100.0 percent of the nets selected for SI analysis
[07/15 17:55:37     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:37     30s] End delay calculation. (MEM=2028.17 CPU=0:00:00.2 REAL=0:00:00.0)
[07/15 17:55:37     30s] End delay calculation (fullDC). (MEM=2028.17 CPU=0:00:00.3 REAL=0:00:00.0)
[07/15 17:55:37     30s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2028.2M) ***
[07/15 17:55:37     30s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2028.2M)
[07/15 17:55:37     30s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/15 17:55:37     30s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2028.2M)
[07/15 17:55:37     30s] Starting SI iteration 2
[07/15 17:55:37     30s] Calculate early delays in OCV mode...
[07/15 17:55:37     30s] Calculate late delays in OCV mode...
[07/15 17:55:37     30s] Start delay calculation (fullDC) (1 T). (MEM=1996.29)
[07/15 17:55:37     30s] End AAE Lib Interpolated Model. (MEM=1996.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:37     30s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 52. 
[07/15 17:55:37     30s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1432. 
[07/15 17:55:37     30s] Total number of fetched objects 1432
[07/15 17:55:37     30s] AAE_INFO-618: Total number of nets in the design is 1459,  13.8 percent of the nets selected for SI analysis
[07/15 17:55:37     30s] End delay calculation. (MEM=2038.46 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:55:37     30s] End delay calculation (fullDC). (MEM=2038.46 CPU=0:00:00.1 REAL=0:00:00.0)
[07/15 17:55:37     30s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2038.5M) ***
[07/15 17:55:37     30s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:30.6 mem=2038.5M)
[07/15 17:55:37     30s] End AAE Lib Interpolated Model. (MEM=2038.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/15 17:55:37     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2038.5M, EPOCH TIME: 1721080537.788396
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:37     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2038.5M, EPOCH TIME: 1721080537.797860
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.771  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.5M, EPOCH TIME: 1721080537.826285
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:37     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2073.5M, EPOCH TIME: 1721080537.835792
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] Density: 65.428%
------------------------------------------------------------------

[07/15 17:55:37     30s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1565.3M, totSessionCpu=0:00:31 **
[07/15 17:55:37     30s] Executing marking Critical Nets1
[07/15 17:55:37     30s] **INFO: flowCheckPoint #6 OptimizationRecovery
[07/15 17:55:37     30s] *** Timing Is met
[07/15 17:55:37     30s] *** Check timing (0:00:00.0)
[07/15 17:55:37     30s] Running postRoute recovery in postEcoRoute mode
[07/15 17:55:37     30s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1565.3M, totSessionCpu=0:00:31 **
[07/15 17:55:37     30s]   Timing/DRV Snapshot: (TGT)
[07/15 17:55:37     30s]      Weighted WNS: 0.000
[07/15 17:55:37     30s]       All  PG WNS: 0.000
[07/15 17:55:37     30s]       High PG WNS: 0.000
[07/15 17:55:37     30s]       All  PG TNS: 0.000
[07/15 17:55:37     30s]       High PG TNS: 0.000
[07/15 17:55:37     30s]       Low  PG TNS: 0.000
[07/15 17:55:37     30s]          Tran DRV: 0 (0)
[07/15 17:55:37     30s]           Cap DRV: 0 (0)
[07/15 17:55:37     30s]        Fanout DRV: 0 (0)
[07/15 17:55:37     30s]            Glitch: 0 (0)
[07/15 17:55:37     30s]    Category Slack: { [L, 0.016] [H, 5.771] }
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] Checking setup slack degradation ...
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] Recovery Manager:
[07/15 17:55:37     30s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[07/15 17:55:37     30s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[07/15 17:55:37     30s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/15 17:55:37     30s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] Checking DRV degradation...
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] Recovery Manager:
[07/15 17:55:37     30s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 17:55:37     30s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 17:55:37     30s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 17:55:37     30s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/15 17:55:37     30s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2016.78M, totSessionCpu=0:00:31).
[07/15 17:55:37     30s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1565.3M, totSessionCpu=0:00:31 **
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s] Latch borrow mode reset to max_borrow
[07/15 17:55:37     30s] **INFO: flowCheckPoint #7 FinalSummary
[07/15 17:55:37     30s] OPTC: user 20.0
[07/15 17:55:37     30s] Reported timing to dir ./timingReports
[07/15 17:55:37     30s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1565.4M, totSessionCpu=0:00:31 **
[07/15 17:55:37     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.8M, EPOCH TIME: 1721080537.895038
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:37     30s] 
[07/15 17:55:37     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:37     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2016.8M, EPOCH TIME: 1721080537.904617
[07/15 17:55:37     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:37     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  5.771  |  0.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   772   |   291   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.1M, EPOCH TIME: 1721080538.670866
[07/15 17:55:38     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:38     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2019.1M, EPOCH TIME: 1721080538.680707
[07/15 17:55:38     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:38     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] Density: 65.428%
------------------------------------------------------------------

[07/15 17:55:38     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.1M, EPOCH TIME: 1721080538.682541
[07/15 17:55:38     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[07/15 17:55:38     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2019.1M, EPOCH TIME: 1721080538.691578
[07/15 17:55:38     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[07/15 17:55:38     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1564.9M, totSessionCpu=0:00:31 **
[07/15 17:55:38     30s]  ReSet Options after AAE Based Opt flow 
[07/15 17:55:38     30s] Opt: RC extraction mode changed to 'detail'
[07/15 17:55:38     30s] *** Finished optDesign ***
[07/15 17:55:38     30s] Deleting Lib Analyzer.
[07/15 17:55:38     30s] Info: Destroy the CCOpt slew target map.
[07/15 17:55:38     30s] clean pInstBBox. size 0
[07/15 17:55:38     30s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[07/15 17:55:38     30s] All LLGs are deleted
[07/15 17:55:38     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/15 17:55:38     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.1M, EPOCH TIME: 1721080538.721178
[07/15 17:55:38     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.1M, EPOCH TIME: 1721080538.721275
[07/15 17:55:38     30s] Info: pop threads available for lower-level modules during optimization.
[07/15 17:55:38     30s] *** optDesign #1 [finish] : cpu/real = 0:00:11.4/0:00:12.4 (0.9), totSession cpu/real = 0:00:30.8/0:03:33.1 (0.1), mem = 2020.1M
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s] =============================================================================================
[07/15 17:55:38     30s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[07/15 17:55:38     30s] =============================================================================================
[07/15 17:55:38     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/15 17:55:38     30s] ---------------------------------------------------------------------------------------------
[07/15 17:55:38     30s] [ InitOpt                ]      1   0:00:00.9  (   6.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:38     30s] [ WnsOpt                 ]      1   0:00:00.9  (   7.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:38     30s] [ DrvOpt                 ]      1   0:00:00.9  (   6.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/15 17:55:38     30s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:38     30s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/15 17:55:38     30s] [ BuildHoldData          ]      1   0:00:00.2  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[07/15 17:55:38     30s] [ OptSummaryReport       ]      5   0:00:00.1  (   1.1 % )     0:00:01.0 /  0:00:00.3    0.3
[07/15 17:55:38     30s] [ DrvReport              ]      9   0:00:00.8  (   6.3 % )     0:00:00.8 /  0:00:00.1    0.2
[07/15 17:55:38     30s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[07/15 17:55:38     30s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/15 17:55:38     30s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/15 17:55:38     30s] [ RefinePlace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.0
[07/15 17:55:38     30s] [ ClockDrv               ]      1   0:00:01.0  (   8.1 % )     0:00:01.0 /  0:00:01.0    1.0
[07/15 17:55:38     30s] [ EcoRoute               ]      1   0:00:02.3  (  18.4 % )     0:00:02.3 /  0:00:02.3    1.0
[07/15 17:55:38     30s] [ ExtractRC              ]      2   0:00:02.6  (  20.7 % )     0:00:02.6 /  0:00:02.2    0.9
[07/15 17:55:38     30s] [ TimingUpdate           ]     17   0:00:00.8  (   6.5 % )     0:00:01.8 /  0:00:01.8    1.0
[07/15 17:55:38     30s] [ FullDelayCalc          ]      5   0:00:01.0  (   7.7 % )     0:00:01.0 /  0:00:00.9    1.0
[07/15 17:55:38     30s] [ TimingReport           ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.8
[07/15 17:55:38     30s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[07/15 17:55:38     30s] [ MISC                   ]          0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.8
[07/15 17:55:38     30s] ---------------------------------------------------------------------------------------------
[07/15 17:55:38     30s]  optDesign #1 TOTAL                 0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:11.4    0.9
[07/15 17:55:38     30s] ---------------------------------------------------------------------------------------------
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s] TimeStamp Deleting Cell Server Begin ...
[07/15 17:55:38     30s] 
[07/15 17:55:38     30s] TimeStamp Deleting Cell Server End ...
[07/15 17:55:53     31s] <CMD> verifyProcessAntenna -report aska_dig.antenna.rpt -error 1000
[07/15 17:55:53     31s] 
[07/15 17:55:53     31s] ******* START VERIFY ANTENNA ********
[07/15 17:55:53     31s] Report File: aska_dig.antenna.rpt
[07/15 17:55:53     31s] LEF Macro File: aska_dig.antenna.lef
[07/15 17:55:53     31s] Verification Complete: 1 Violations
[07/15 17:55:53     31s] ******* DONE VERIFY ANTENNA ********
[07/15 17:55:53     31s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/15 17:55:53     31s] 
[07/15 17:56:03     31s] <CMD> zoomBox 81.37000 82.72200 87.68200 88.37300
[07/15 17:56:05     31s] <CMD> zoomBox 79.79400 81.12400 90.07400 90.32700
[07/15 17:56:06     31s] <CMD> zoomBox 78.38600 80.44600 90.48000 91.27300
[07/15 17:56:10     31s] <CMD> selectWire 83.5300 85.2600 84.4700 85.5400 3 SPI_Clk
[07/15 17:57:18     33s] <CMD> zoomBox 80.20000 81.23700 102.31600 92.44800
[07/15 17:57:21     33s] <CMD> zoomBox 81.70900 81.89300 100.50900 91.42300
[07/15 17:57:23     33s] <CMD> zoomBox 85.17300 83.34900 96.72000 89.20200
[07/15 17:57:26     33s] <CMD> zoomBox 86.11300 83.70900 95.92800 88.68400
[07/15 17:57:28     33s] <CMD> zoomBox 86.91200 84.01500 95.25500 88.24400
[07/15 17:57:31     33s] <CMD> zoomBox 84.06700 82.92200 97.65100 89.80800
[07/15 17:57:34     33s] <CMD> zoomBox 82.76500 82.42100 98.74700 90.52300
[07/15 17:57:51     34s] <CMD> zoomBox 81.23400 81.83400 100.03800 91.36600
[07/15 17:57:53     34s] <CMD> zoomBox 79.43400 81.14400 101.55700 92.35800
[07/15 17:58:43     35s] <CMD> encMessage warning 0
[07/15 17:58:43     35s] Suppress "**WARN ..." messages.
[07/15 17:58:43     35s] <CMD> encMessage debug 0
[07/15 17:58:43     35s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp_pw_pn_placed}
[07/15 17:58:43     35s] #% Begin load design ... (date=07/15 17:58:43, mem=1533.4M)
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s]     while executing
[07/15 17:58:43     35s] "error $catchMsg"
[07/15 17:58:43     35s]     (procedure "restoreDesign" line 33)
[07/15 17:58:43     35s] 
[07/15 17:58:43     35s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[07/15 17:58:43     35s] 
[07/15 17:58:48     36s] <CMD> encMessage warning 1
[07/15 17:58:48     36s] Un-suppress "**WARN ..." messages.
[07/15 17:58:48     36s] <CMD> encMessage debug 0
[07/15 17:58:59     36s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Jul 15 17:58:59 2024
  Total CPU time:     0:00:37
  Total real time:    0:07:02
  Peak memory (main): 1566.11MB

[07/15 17:58:59     36s] 
[07/15 17:58:59     36s] *** Memory Usage v#1 (Current mem = 1996.234M, initial mem = 478.105M) ***
[07/15 17:58:59     36s] 
[07/15 17:58:59     36s] *** Summary of all messages that are not suppressed in this session:
[07/15 17:58:59     36s] Severity  ID               Count  Summary                                  
[07/15 17:58:59     36s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[07/15 17:58:59     36s] WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
[07/15 17:58:59     36s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[07/15 17:58:59     36s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[07/15 17:58:59     36s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[07/15 17:58:59     36s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/15 17:58:59     36s] WARNING   IMPCCOPT-5067     6268  Top layer net attribute %s for net %s is...
[07/15 17:58:59     36s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[07/15 17:58:59     36s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[07/15 17:58:59     36s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[07/15 17:58:59     36s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[07/15 17:58:59     36s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[07/15 17:58:59     36s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[07/15 17:58:59     36s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[07/15 17:58:59     36s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[07/15 17:58:59     36s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[07/15 17:58:59     36s] WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
[07/15 17:58:59     36s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/15 17:58:59     36s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[07/15 17:58:59     36s] ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
[07/15 17:58:59     36s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/15 17:58:59     36s] *** Message Summary: 6359 warning(s), 3 error(s)
[07/15 17:58:59     36s] 
[07/15 17:58:59     36s] --- Ending "Innovus" (totcpu=0:00:36.4, real=0:07:01, mem=1996.2M) ---
