0.7
2020.1.1
Aug  5 2020
23:02:45
/home/student/Desktop/Verilog-Cores/i2c_master/i2c_master_vivado/i2c_master_vivado.sim/i2c_master_tb/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/student/Desktop/Verilog-Cores/i2c_master/sim/i2c_master_tb.v,1619412655,verilog,,,,i2c_master_tb,,,,,,,,
/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_clk.v,1619414291,verilog,,/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_master.v,,i2c_clk,,,,,,,,
/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_master.v,1619414749,verilog,,/home/student/Desktop/Verilog-Cores/i2c_master/sim/i2c_master_tb.v,,i2c_master,,,,,,,,
