[2025-09-17 01:46:41] START suite=qualcomm_srv trace=srv708_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv708_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2632021 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5076283 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5076283 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5076284 heartbeat IPC: 4.091 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13605073 heartbeat IPC: 1.172 cumulative IPC: 1.172 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22152195 heartbeat IPC: 1.17 cumulative IPC: 1.171 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30552346 heartbeat IPC: 1.19 cumulative IPC: 1.178 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39062120 heartbeat IPC: 1.175 cumulative IPC: 1.177 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47419680 heartbeat IPC: 1.197 cumulative IPC: 1.181 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55845777 heartbeat IPC: 1.187 cumulative IPC: 1.182 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv708_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 64340068 heartbeat IPC: 1.177 cumulative IPC: 1.181 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72948947 heartbeat IPC: 1.162 cumulative IPC: 1.179 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 81375904 heartbeat IPC: 1.187 cumulative IPC: 1.18 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84780033 cumulative IPC: 1.18 (Simulation time: 00 hr 12 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84780033 cumulative IPC: 1.18 (Simulation time: 00 hr 12 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv708_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.18 instructions: 100000000 cycles: 84780033
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.54 Average ROB Occupancy at Mispredict: 28.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1358
BRANCH_INDIRECT: 0.3606
BRANCH_CONDITIONAL: 11.6
BRANCH_DIRECT_CALL: 0.4951
BRANCH_INDIRECT_CALL: 0.5166
BRANCH_RETURN: 0.4316


====Backend Stall Breakdown====
ROB_STALL: 32757
LQ_STALL: 0
SQ_STALL: 353565


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 19.02046
REPLAY_LOAD: 18.243038
NON_REPLAY_LOAD: 6.23331

== Total ==
ADDR_TRANS: 7437
REPLAY_LOAD: 7206
NON_REPLAY_LOAD: 18114

== Counts ==
ADDR_TRANS: 391
REPLAY_LOAD: 395
NON_REPLAY_LOAD: 2906

cpu0->cpu0_STLB TOTAL        ACCESS:    2065217 HIT:    2051344 MISS:      13873 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2065217 HIT:    2051344 MISS:      13873 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 77.34 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9704589 HIT:    8919856 MISS:     784733 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7918682 HIT:    7238307 MISS:     680375 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600600 HIT:     513008 MISS:      87592 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1162326 HIT:    1156873 MISS:       5453 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22981 HIT:      11668 MISS:      11313 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15154203 HIT:    7594536 MISS:    7559667 MSHR_MERGE:    1832354
cpu0->cpu0_L1I LOAD         ACCESS:   15154203 HIT:    7594536 MISS:    7559667 MSHR_MERGE:    1832354
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.67 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29829940 HIT:   25306815 MISS:    4523125 MSHR_MERGE:    1708167
cpu0->cpu0_L1D LOAD         ACCESS:   16610851 HIT:   13925106 MISS:    2685745 MSHR_MERGE:     494369
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13191055 HIT:   11376793 MISS:    1814262 MSHR_MERGE:    1213661
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28034 HIT:       4916 MISS:      23118 MSHR_MERGE:        137
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12439681 HIT:   10323944 MISS:    2115737 MSHR_MERGE:    1062709
cpu0->cpu0_ITLB LOAD         ACCESS:   12439681 HIT:   10323944 MISS:    2115737 MSHR_MERGE:    1062709
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.324 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28377036 HIT:   27006636 MISS:    1370400 MSHR_MERGE:     358211
cpu0->cpu0_DTLB LOAD         ACCESS:   28377036 HIT:   27006636 MISS:    1370400 MSHR_MERGE:     358211
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.709 cycles
cpu0->LLC TOTAL        ACCESS:     917950 HIT:     895874 MISS:      22076 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     680375 HIT:     664676 MISS:      15699 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      87592 HIT:      83837 MISS:       3755 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     138670 HIT:     138596 MISS:         74 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11313 HIT:       8765 MISS:       2548 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        631
  ROW_BUFFER_MISS:      21364
  AVG DBUS CONGESTED CYCLE: 3.111
Channel 0 WQ ROW_BUFFER_HIT:         40
  ROW_BUFFER_MISS:       1615
  FULL:          0
Channel 0 REFRESHES ISSUED:       7065

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510688       587188        64718         1936
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           67         2620          832          183
  STLB miss resolved @ L2C                0         1480         2231         1031          113
  STLB miss resolved @ LLC                0         1168         2311         3232          651
  STLB miss resolved @ MEM                0            1          639         1925         1066

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187637        53999      1436112        99834          116
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1216          553           29
  STLB miss resolved @ L2C                0         1359         8084         1307            6
  STLB miss resolved @ LLC                0          112         2821         1120           39
  STLB miss resolved @ MEM                0            0           78          129           93
[2025-09-17 01:59:11] END   suite=qualcomm_srv trace=srv708_ap (rc=0)
