

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:42:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|         9|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     333|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     333|    474|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_19s_10ns_10ns_19_4_1_U346  |mac_muladd_19s_10ns_10ns_19_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U347     |mac_muladd_8s_8s_16ns_16_4_1     |  i0 * i1 + i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_157_p2              |         +|   0|  0|  49|          42|           1|
    |add_ln112_fu_169_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln114_fu_201_p2                |         +|   0|  0|  13|          10|           1|
    |sub_ln120_1_fu_287_p2              |         -|   0|  0|  12|           1|          11|
    |sub_ln120_fu_267_p2                |         -|   0|  0|  24|           1|          17|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_fu_152_p2               |      icmp|   0|  0|  49|          42|          42|
    |icmp_ln114_1_fu_207_p2             |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln114_fu_175_p2               |      icmp|   0|  0|  13|          10|           9|
    |grp_fu_354_p2                      |    select|   0|  0|  16|           1|           1|
    |output_data_fu_310_p3              |    select|   0|  0|  11|           1|          11|
    |select_ln112_2_fu_189_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln112_fu_181_p3             |    select|   0|  0|  10|           1|           1|
    |select_ln121_fu_334_p3             |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 297|         156|         141|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load  |   9|          2|   16|         32|
    |connect_7_blk_n            |   9|          2|    1|          2|
    |ib_fu_82                   |   9|          2|   32|         64|
    |ic_fu_78                   |   9|          2|   10|         20|
    |indvar_flatten6_fu_86      |   9|          2|   42|         84|
    |sum_fu_74                  |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|  120|        240|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ib_fu_82                          |  32|   0|   32|          0|
    |ic_fu_78                          |  10|   0|   10|          0|
    |icmp_ln114_1_reg_419              |   1|   0|    1|          0|
    |icmp_ln114_reg_403                |   1|   0|    1|          0|
    |indvar_flatten6_fu_86             |  42|   0|   42|          0|
    |select_ln112_reg_408              |  10|   0|   10|          0|
    |sum_fu_74                         |  16|   0|   16|          0|
    |tmp_31_reg_458                    |   1|   0|    1|          0|
    |trunc_ln120_reg_453               |  10|   0|   10|          0|
    |icmp_ln114_1_reg_419              |  64|  32|    1|          0|
    |icmp_ln114_reg_403                |  64|  32|    1|          0|
    |select_ln112_reg_408              |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 333|  96|  153|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>_Pipeline_L2_L3|  return value|
|connect_7_din             |  out|   32|     ap_fifo|                          connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|                          connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|                          connect_7|       pointer|
|connect_7_full_n          |   in|    1|     ap_fifo|                          connect_7|       pointer|
|connect_7_write           |  out|    1|     ap_fifo|                          connect_7|       pointer|
|bound4                    |   in|   42|     ap_none|                             bound4|        scalar|
|A_address0                |  out|   10|   ap_memory|                                  A|         array|
|A_ce0                     |  out|    1|   ap_memory|                                  A|         array|
|A_q0                      |   in|    8|   ap_memory|                                  A|         array|
|B_address0                |  out|   19|   ap_memory|                                  B|         array|
|B_ce0                     |  out|    1|   ap_memory|                                  B|         array|
|B_q0                      |   in|    8|   ap_memory|                                  B|         array|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [./../hw_library/fully_connected.h:113]   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [./../hw_library/fully_connected.h:114]   --->   Operation 13 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ib = alloca i32 1" [./../hw_library/fully_connected.h:112]   --->   Operation 14 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound4_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %bound4" [./../hw_library/fully_connected.h:18]   --->   Operation 19 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i42 0, i42 %indvar_flatten6"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln112 = store i32 0, i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 21 'store' 'store_ln112' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln114 = store i10 0, i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 22 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 0, i16 %sum" [./../hw_library/fully_connected.h:113]   --->   Operation 23 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.88>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i42 %indvar_flatten6" [./../hw_library/fully_connected.h:112]   --->   Operation 25 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.93ns)   --->   "%icmp_ln112 = icmp_eq  i42 %indvar_flatten6_load, i42 %bound4_read" [./../hw_library/fully_connected.h:112]   --->   Operation 26 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.93ns)   --->   "%add_ln112_1 = add i42 %indvar_flatten6_load, i42 1" [./../hw_library/fully_connected.h:112]   --->   Operation 27 'add' 'add_ln112_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %cond.true, void %for.inc141.loopexit.exitStub" [./../hw_library/fully_connected.h:112]   --->   Operation 28 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ic_load = load i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 29 'load' 'ic_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ib_load = load i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 30 'load' 'ib_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln112 = add i32 %ib_load, i32 1" [./../hw_library/fully_connected.h:112]   --->   Operation 31 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln114 = icmp_eq  i10 %ic_load, i10 800" [./../hw_library/fully_connected.h:114]   --->   Operation 32 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%select_ln112 = select i1 %icmp_ln114, i10 0, i10 %ic_load" [./../hw_library/fully_connected.h:112]   --->   Operation 33 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln112_2 = select i1 %icmp_ln114, i32 %add_ln112, i32 %ib_load" [./../hw_library/fully_connected.h:112]   --->   Operation 34 'select' 'select_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %select_ln112_2" [./../hw_library/fully_connected.h:117]   --->   Operation 35 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 36 'mul' 'mul_ln117_1' <Predicate = (!icmp_ln112)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln114 = add i10 %select_ln112, i10 1" [./../hw_library/fully_connected.h:114]   --->   Operation 37 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%icmp_ln114_1 = icmp_eq  i10 %add_ln114, i10 800" [./../hw_library/fully_connected.h:114]   --->   Operation 38 'icmp' 'icmp_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %new.latch.L4.split, void %last.iter.L4.split" [./../hw_library/fully_connected.h:114]   --->   Operation 39 'br' 'br_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln112 = store i42 %add_ln112_1, i42 %indvar_flatten6" [./../hw_library/fully_connected.h:112]   --->   Operation 40 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln112 = store i32 %select_ln112_2, i32 %ib" [./../hw_library/fully_connected.h:112]   --->   Operation 41 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln114 = store i10 %add_ln114, i10 %ic" [./../hw_library/fully_connected.h:114]   --->   Operation 42 'store' 'store_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 43 [2/3] (1.05ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 43 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117_1 = mul i19 %trunc_ln117, i19 800" [./../hw_library/fully_connected.h:117]   --->   Operation 44 'mul' 'mul_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i10 %select_ln112" [./../hw_library/fully_connected.h:117]   --->   Operation 45 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 46 'add' 'add_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %select_ln112" [./../hw_library/fully_connected.h:114]   --->   Operation 47 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln114" [./../hw_library/fully_connected.h:117]   --->   Operation 48 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 49 'add' 'add_ln117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i19 %add_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 50 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln117_1" [./../hw_library/fully_connected.h:117]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 52 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%B_load = load i19 %B_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 53 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 54 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 54 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i8 %A_load" [./../hw_library/fully_connected.h:117]   --->   Operation 55 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (3.25ns)   --->   "%B_load = load i19 %B_addr" [./../hw_library/fully_connected.h:117]   --->   Operation 56 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400000> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i8 %B_load" [./../hw_library/fully_connected.h:117]   --->   Operation 57 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [3/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 58 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 59 [2/3] (1.05ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 59 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.90>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum" [./../hw_library/fully_connected.h:112]   --->   Operation 60 'load' 'sum_load' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln112_1 = select i1 %icmp_ln114, i16 0, i16 %sum_load" [./../hw_library/fully_connected.h:112]   --->   Operation 61 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node sum_3)   --->   "%mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117" [./../hw_library/fully_connected.h:117]   --->   Operation 62 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i16 %mul_ln117, i16 %select_ln112_1" [./../hw_library/fully_connected.h:117]   --->   Operation 63 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 64 [1/2] (2.10ns) (root node of the DSP)   --->   "%sum_3 = add i16 %mul_ln117, i16 %select_ln112_1" [./../hw_library/fully_connected.h:117]   --->   Operation 64 'add' 'sum_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i16 %sum_3" [./../hw_library/fully_connected.h:120]   --->   Operation 65 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3, i32 15" [./../hw_library/fully_connected.h:120]   --->   Operation 66 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (2.07ns)   --->   "%sub_ln120 = sub i17 0, i17 %sext_ln120" [./../hw_library/fully_connected.h:120]   --->   Operation 67 'sub' 'sub_ln120' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln120, i32 7, i32 16" [./../hw_library/fully_connected.h:120]   --->   Operation 68 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %tmp" [./../hw_library/fully_connected.h:120]   --->   Operation 69 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln120_1 = sub i11 0, i11 %zext_ln120" [./../hw_library/fully_connected.h:120]   --->   Operation 70 'sub' 'sub_ln120_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %sum_3, i32 7, i32 15" [./../hw_library/fully_connected.h:120]   --->   Operation 71 'partselect' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i9 %trunc_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 72 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %sext_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 73 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.69ns)   --->   "%output_data = select i1 %tmp_30, i11 %sub_ln120_1, i11 %zext_ln120_1" [./../hw_library/fully_connected.h:120]   --->   Operation 74 'select' 'output_data' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i11 %output_data" [./../hw_library/fully_connected.h:120]   --->   Operation 75 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %output_data, i32 10" [./../hw_library/fully_connected.h:121]   --->   Operation 76 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln113 = store i16 %sum_3, i16 %sum" [./../hw_library/fully_connected.h:113]   --->   Operation 77 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln114 = br void %L4" [./../hw_library/fully_connected.h:114]   --->   Operation 78 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.26>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fully_connected.h:115]   --->   Operation 80 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.68ns)   --->   "%select_ln121 = select i1 %tmp_31, i10 0, i10 %trunc_ln120" [./../hw_library/fully_connected.h:121]   --->   Operation 81 'select' 'select_ln121' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i10 %select_ln121" [./../hw_library/fully_connected.h:122]   --->   Operation 82 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (3.58ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %zext_ln122" [./../hw_library/fully_connected.h:122]   --->   Operation 83 'write' 'write_ln122' <Predicate = (icmp_ln114_1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln114 = br void %new.latch.L4.split" [./../hw_library/fully_connected.h:114]   --->   Operation 84 'br' 'br_ln114' <Predicate = (icmp_ln114_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ connect_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                  (alloca       ) [ 01111111110]
ic                   (alloca       ) [ 01100000000]
ib                   (alloca       ) [ 01100000000]
indvar_flatten6      (alloca       ) [ 01100000000]
specmemcore_ln0      (specmemcore  ) [ 00000000000]
specmemcore_ln0      (specmemcore  ) [ 00000000000]
specinterface_ln0    (specinterface) [ 00000000000]
bound4_read          (read         ) [ 01100000000]
store_ln0            (store        ) [ 00000000000]
store_ln112          (store        ) [ 00000000000]
store_ln114          (store        ) [ 00000000000]
store_ln113          (store        ) [ 00000000000]
br_ln0               (br           ) [ 00000000000]
indvar_flatten6_load (load         ) [ 00000000000]
icmp_ln112           (icmp         ) [ 01111111110]
add_ln112_1          (add          ) [ 00000000000]
br_ln112             (br           ) [ 00000000000]
ic_load              (load         ) [ 00000000000]
ib_load              (load         ) [ 00000000000]
add_ln112            (add          ) [ 00000000000]
icmp_ln114           (icmp         ) [ 01011111100]
select_ln112         (select       ) [ 01011100000]
select_ln112_2       (select       ) [ 00000000000]
trunc_ln117          (trunc        ) [ 01011000000]
add_ln114            (add          ) [ 00000000000]
icmp_ln114_1         (icmp         ) [ 01011111111]
br_ln114             (br           ) [ 00000000000]
store_ln112          (store        ) [ 00000000000]
store_ln112          (store        ) [ 00000000000]
store_ln114          (store        ) [ 00000000000]
mul_ln117_1          (mul          ) [ 01000100000]
zext_ln117           (zext         ) [ 01000100000]
zext_ln114           (zext         ) [ 00000000000]
A_addr               (getelementptr) [ 01000010000]
add_ln117            (add          ) [ 00000000000]
zext_ln117_1         (zext         ) [ 00000000000]
B_addr               (getelementptr) [ 01000010000]
A_load               (load         ) [ 00000000000]
sext_ln117           (sext         ) [ 01000001100]
B_load               (load         ) [ 00000000000]
sext_ln117_1         (sext         ) [ 01000001100]
sum_load             (load         ) [ 00000000000]
select_ln112_1       (select       ) [ 01000000010]
mul_ln117            (mul          ) [ 01000000010]
sum_3                (add          ) [ 00000000000]
sext_ln120           (sext         ) [ 00000000000]
tmp_30               (bitselect    ) [ 00000000000]
sub_ln120            (sub          ) [ 00000000000]
tmp                  (partselect   ) [ 00000000000]
zext_ln120           (zext         ) [ 00000000000]
sub_ln120_1          (sub          ) [ 00000000000]
trunc_ln120_1        (partselect   ) [ 00000000000]
sext_ln120_1         (sext         ) [ 00000000000]
zext_ln120_1         (zext         ) [ 00000000000]
output_data          (select       ) [ 00000000000]
trunc_ln120          (trunc        ) [ 01000000001]
tmp_31               (bitselect    ) [ 01000000001]
store_ln113          (store        ) [ 00000000000]
br_ln114             (br           ) [ 00000000000]
specloopname_ln0     (specloopname ) [ 00000000000]
specpipeline_ln115   (specpipeline ) [ 00000000000]
select_ln121         (select       ) [ 00000000000]
zext_ln122           (zext         ) [ 00000000000]
write_ln122          (write        ) [ 00000000000]
br_ln114             (br           ) [ 00000000000]
ret_ln0              (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i42"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_L3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sum_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ic_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ib_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ib/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten6_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bound4_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="42" slack="0"/>
<pin id="92" dir="0" index="1" bw="42" slack="0"/>
<pin id="93" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln122_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="A_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="B_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="19" slack="0"/>
<pin id="114" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="19" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="42" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln112_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln114_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln113_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten6_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="42" slack="1"/>
<pin id="151" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln112_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="42" slack="0"/>
<pin id="154" dir="0" index="1" bw="42" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln112_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="42" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="ic_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ib_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ib_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln112_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln114_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln112_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln112_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln117_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln114_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln114_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln112_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="42" slack="0"/>
<pin id="215" dir="0" index="1" bw="42" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln112_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln114_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="10" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln117_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="2"/>
<pin id="230" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln114_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="3"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln117_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="19" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln117_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln117_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="7"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln112_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="6"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln120_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_30_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln120_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="17" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln120_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln120_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="0"/>
<pin id="290" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120_1/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln120_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln120_1/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln120_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_1/9 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln120_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120_1/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="output_data_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="11" slack="0"/>
<pin id="313" dir="0" index="2" bw="11" slack="0"/>
<pin id="314" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_data/9 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln120_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_31_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln113_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="8"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln121_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="1"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln122_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/10 "/>
</bind>
</comp>

<comp id="345" class="1007" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="19" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="0" index="2" bw="10" slack="0"/>
<pin id="349" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln117_1/2 add_ln117/4 "/>
</bind>
</comp>

<comp id="354" class="1007" name="grp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln117/6 sum_3/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sum_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="373" class="1005" name="ic_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="380" class="1005" name="ib_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ib "/>
</bind>
</comp>

<comp id="387" class="1005" name="indvar_flatten6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="42" slack="0"/>
<pin id="389" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="bound4_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="42" slack="1"/>
<pin id="396" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="bound4_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln112_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="7"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln114_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="6"/>
<pin id="405" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="408" class="1005" name="select_ln112_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="2"/>
<pin id="410" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln112 "/>
</bind>
</comp>

<comp id="414" class="1005" name="trunc_ln117_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="19" slack="1"/>
<pin id="416" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln114_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="8"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="zext_ln117_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="19" slack="1"/>
<pin id="425" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117 "/>
</bind>
</comp>

<comp id="428" class="1005" name="A_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="1"/>
<pin id="430" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="B_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="19" slack="1"/>
<pin id="435" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="sext_ln117_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln117 "/>
</bind>
</comp>

<comp id="443" class="1005" name="sext_ln117_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln117_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln112_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln120_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="1"/>
<pin id="455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln120 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_31_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="72" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="103" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="163" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="175" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="169" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="166" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="181" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="157" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="189" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="201" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="242"><net_src comp="117" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="123" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="257" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="305"><net_src comp="293" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="260" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="287" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="310" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="350"><net_src comp="197" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="228" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="345" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="359"><net_src comp="243" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="239" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="250" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="354" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="363"><net_src comp="354" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="364"><net_src comp="354" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="369"><net_src comp="74" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="376"><net_src comp="78" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="383"><net_src comp="82" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="390"><net_src comp="86" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="397"><net_src comp="90" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="402"><net_src comp="152" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="175" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="411"><net_src comp="181" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="417"><net_src comp="197" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="422"><net_src comp="207" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="228" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="431"><net_src comp="103" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="436"><net_src comp="110" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="441"><net_src comp="239" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="446"><net_src comp="243" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="451"><net_src comp="250" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="456"><net_src comp="318" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="461"><net_src comp="322" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_7 | {10 }
	Port: A | {}
	Port: B | {}
 - Input state : 
	Port: FC<1u, 800u, 500u>_Pipeline_L2_L3 : bound4 | {1 }
	Port: FC<1u, 800u, 500u>_Pipeline_L2_L3 : connect_7 | {}
	Port: FC<1u, 800u, 500u>_Pipeline_L2_L3 : A | {5 6 }
	Port: FC<1u, 800u, 500u>_Pipeline_L2_L3 : B | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln112 : 1
		store_ln114 : 1
		store_ln113 : 1
	State 2
		icmp_ln112 : 1
		add_ln112_1 : 1
		br_ln112 : 2
		add_ln112 : 1
		icmp_ln114 : 1
		select_ln112 : 2
		select_ln112_2 : 2
		trunc_ln117 : 3
		mul_ln117_1 : 4
		add_ln114 : 3
		icmp_ln114_1 : 4
		br_ln114 : 5
		store_ln112 : 2
		store_ln112 : 3
		store_ln114 : 4
	State 3
	State 4
		add_ln117 : 1
	State 5
		A_addr : 1
		zext_ln117_1 : 1
		B_addr : 2
		A_load : 2
		B_load : 3
	State 6
		sext_ln117 : 1
		sext_ln117_1 : 1
		mul_ln117 : 2
	State 7
	State 8
		select_ln112_1 : 1
		sum_3 : 2
	State 9
		sext_ln120 : 1
		tmp_30 : 1
		sub_ln120 : 2
		tmp : 3
		zext_ln120 : 4
		sub_ln120_1 : 5
		trunc_ln120_1 : 1
		sext_ln120_1 : 2
		zext_ln120_1 : 3
		output_data : 6
		trunc_ln120 : 7
		tmp_31 : 7
		store_ln113 : 1
	State 10
		zext_ln122 : 1
		write_ln122 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln112_1_fu_157   |    0    |    0    |    49   |
|    add   |     add_ln112_fu_169    |    0    |    0    |    39   |
|          |     add_ln114_fu_201    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln112_fu_181   |    0    |    0    |    10   |
|          |  select_ln112_2_fu_189  |    0    |    0    |    32   |
|  select  |  select_ln112_1_fu_250  |    0    |    0    |    16   |
|          |    output_data_fu_310   |    0    |    0    |    11   |
|          |   select_ln121_fu_334   |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln112_fu_152    |    0    |    0    |    49   |
|   icmp   |    icmp_ln114_fu_175    |    0    |    0    |    13   |
|          |   icmp_ln114_1_fu_207   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln120_fu_267    |    0    |    0    |    23   |
|          |    sub_ln120_1_fu_287   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_345       |    1    |    0    |    0    |
|          |        grp_fu_354       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  bound4_read_read_fu_90 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln122_write_fu_96 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln117_fu_197   |    0    |    0    |    0    |
|          |    trunc_ln120_fu_318   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln117_fu_228    |    0    |    0    |    0    |
|          |    zext_ln114_fu_231    |    0    |    0    |    0    |
|   zext   |   zext_ln117_1_fu_235   |    0    |    0    |    0    |
|          |    zext_ln120_fu_283    |    0    |    0    |    0    |
|          |   zext_ln120_1_fu_306   |    0    |    0    |    0    |
|          |    zext_ln122_fu_340    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln117_fu_239    |    0    |    0    |    0    |
|   sext   |   sext_ln117_1_fu_243   |    0    |    0    |    0    |
|          |    sext_ln120_fu_257    |    0    |    0    |    0    |
|          |   sext_ln120_1_fu_302   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_30_fu_260      |    0    |    0    |    0    |
|          |      tmp_31_fu_322      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_273       |    0    |    0    |    0    |
|          |   trunc_ln120_1_fu_293  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   291   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_428    |   10   |
|     B_addr_reg_433    |   19   |
|  bound4_read_reg_394  |   42   |
|       ib_reg_380      |   32   |
|       ic_reg_373      |   10   |
|   icmp_ln112_reg_399  |    1   |
|  icmp_ln114_1_reg_419 |    1   |
|   icmp_ln114_reg_403  |    1   |
|indvar_flatten6_reg_387|   42   |
| select_ln112_1_reg_448|   16   |
|  select_ln112_reg_408 |   10   |
|  sext_ln117_1_reg_443 |   16   |
|   sext_ln117_reg_438  |   16   |
|      sum_reg_366      |   16   |
|     tmp_31_reg_458    |    1   |
|  trunc_ln117_reg_414  |   19   |
|  trunc_ln120_reg_453  |   10   |
|   zext_ln117_reg_423  |   19   |
+-----------------------+--------+
|         Total         |   281  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_345    |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_345    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_354    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_354    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  9.6473 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   291  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   59   |
|  Register |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   281  |   350  |
+-----------+--------+--------+--------+--------+
