// Seed: 2400556050
`timescale 1 ps / 1ps
module module_0 (
    output id_0
    , id_2,
    output logic id_1
);
  logic id_3;
  logic id_4;
  logic id_5;
  type_15(
      1, 1 & id_4
  );
  logic id_6;
  assign id_2 = id_6;
  logic id_7;
  logic id_8 = (id_7);
  logic id_9 = 1 ? 1'b0 : 1;
  logic id_10;
endmodule
