This project was a shorter one but it was good practice for using the generate structure in verilog figuring out how I wanted to do the interanal connections took a little bit but showed some satifiying results
