

================================================================
== Vitis HLS Report for 'write_output'
================================================================
* Date:           Mon Feb 23 00:30:00 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65545|    65545|  0.655 ms|  0.655 ms|  65536|  65536|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_594_1  |    65543|    65543|         9|          1|          1|  65536|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     187|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     187|    177|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_fu_130_p2                            |         +|   0|  0|  23|          16|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp1                |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_273                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_353                       |       and|   0|  0|   2|           1|           1|
    |icmp_ln594_fu_136_p2                   |      icmp|   0|  0|  23|          16|           2|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp0         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  64|          41|          13|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|   16|         32|
    |gmem1_blk_n_AW                    |   9|          2|    1|          2|
    |gmem1_blk_n_B                     |   9|          2|    1|          2|
    |gmem1_blk_n_W                     |   9|          2|    1|          2|
    |i1_fu_70                          |   9|          2|   16|         32|
    |inter_strm_30_blk_n               |   9|          2|    1|          2|
    |out_r_blk_n                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|   39|         78|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |first_iter_0_reg_110                |   1|   0|    1|          0|
    |first_iter_0_reg_110_pp0_iter1_reg  |   1|   0|    1|          0|
    |i1_fu_70                            |  16|   0|   16|          0|
    |icmp_ln594_reg_199                  |   1|   0|    1|          0|
    |inter_strm_30_read_reg_208          |  24|   0|   24|          0|
    |trunc_ln_reg_203                    |  62|   0|   62|          0|
    |icmp_ln594_reg_199                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 187|  32|  124|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|   write_output|  return value|
|out_r_dout                    |   in|   64|     ap_fifo|          out_r|       pointer|
|out_r_empty_n                 |   in|    1|     ap_fifo|          out_r|       pointer|
|out_r_read                    |  out|    1|     ap_fifo|          out_r|       pointer|
|out_r_num_data_valid          |   in|    7|     ap_fifo|          out_r|       pointer|
|out_r_fifo_cap                |   in|    7|     ap_fifo|          out_r|       pointer|
|m_axi_gmem1_0_AWVALID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWREADY         |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWADDR          |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWID            |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWLEN           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWBURST         |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK          |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE         |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWPROT          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWQOS           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWREGION        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_AWUSER          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WVALID          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WREADY          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WDATA           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WSTRB           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WLAST           |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WID             |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_WUSER           |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARVALID         |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARREADY         |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARADDR          |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARID            |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARLEN           |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARBURST         |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK          |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE         |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARPROT          |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARQOS           |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARREGION        |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_ARUSER          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RVALID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RREADY          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RDATA           |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RLAST           |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RID             |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM        |   in|    9|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RUSER           |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_RRESP           |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BVALID          |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BREADY          |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BRESP           |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BID             |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_0_BUSER           |   in|    1|       m_axi|          gmem1|       pointer|
|inter_strm_30_dout            |   in|   24|     ap_fifo|  inter_strm_30|       pointer|
|inter_strm_30_empty_n         |   in|    1|     ap_fifo|  inter_strm_30|       pointer|
|inter_strm_30_read            |  out|    1|     ap_fifo|  inter_strm_30|       pointer|
|inter_strm_30_num_data_valid  |   in|   10|     ap_fifo|  inter_strm_30|       pointer|
|inter_strm_30_fifo_cap        |   in|   10|     ap_fifo|  inter_strm_30|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

