CKID0001:@|S:glob_buff.Core@|E:spi_slave_pm.half_clk_fcnt[5]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:spi_slave_pm.spi_sm[2]@|E:spi_slave_pm.P_TX_32BIT_REG[10]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:spi_slave_pm.i_spi_rx_strb@|E:read_fpga_params_0@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:CLK40M_OSC@|E:clk_5m_gl@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:clk_5m_gl_keep@|E:sw2_sw5_channel_on_a[1]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 
