module partsel_00099(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [3:28] x4;
  wire signed [27:0] x5;
  wire [26:0] x6;
  wire [4:27] x7;
  wire signed [6:31] x8;
  wire signed [1:24] x9;
  wire [7:29] x10;
  wire [3:26] x11;
  wire signed [28:0] x12;
  wire [4:25] x13;
  wire signed [4:27] x14;
  wire [27:0] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [2:24] p0 = 805528470;
  localparam signed [4:28] p1 = 140127002;
  localparam [3:29] p2 = 671925387;
  localparam [1:30] p3 = 277625273;
  assign x4 = x2[23 -: 2];
  assign x5 = p3[5 + s0 +: 3];
  assign x6 = {p1[17 -: 4], {{2{(!ctrl[2] || ctrl[0] && !ctrl[1] ? (x0[9 + s0] ^ p2[15]) : p2)}}, {2{(p3[18 -: 3] + x5[18 +: 3])}}}};
  assign x7 = p1;
  assign x8 = x7[14 -: 3];
  assign x9 = ((x5[15 + s2 +: 5] - ({2{(((x7 + (p2 & x7)) + x0[15]) + p3[20 + s3 +: 6])}} | {p0[19], p2[21 -: 2]})) & x6);
  assign x10 = ((!ctrl[0] || ctrl[3] || !ctrl[1] ? x3[19 + s1 +: 3] : p1) | (ctrl[1] || ctrl[2] && !ctrl[0] ? (ctrl[2] || ctrl[0] && !ctrl[1] ? p2[14 + s3 +: 6] : p2[12 -: 4]) : p3[4 + s3 +: 6]));
  assign x11 = x0[12 + s0 -: 5];
  assign x12 = p2;
  assign x13 = (!ctrl[0] || ctrl[2] || ctrl[1] ? p2 : p3);
  assign x14 = (ctrl[3] && !ctrl[0] || ctrl[0] ? ((p3 + p1[15 + s0]) ^ (((!ctrl[2] && !ctrl[3] || !ctrl[1] ? x3[21 + s2 +: 2] : x9[19 +: 2]) ^ {2{x12[11 + s0]}}) + x1[16 -: 2])) : (x0[11 +: 1] ^ p3[21 + s1 -: 2]));
  assign x15 = {(((!ctrl[0] || ctrl[3] && ctrl[0] ? (p2 - p0[26 + s1 -: 2]) : (p3 & x13[27 + s0 -: 8])) | {2{{(p2 + (p1[9] & (p2[11 + s1 +: 4] ^ x9[11 +: 2]))), p3}}}) & x12), x0[14 -: 2]};
  assign y0 = {2{x2}};
  assign y1 = (x14 & x14[5 + s2]);
  assign y2 = p2[10];
  assign y3 = x6[8 +: 2];
endmodule
