// Seed: 933365426
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input id_9
);
  assign id_1 = ~id_2;
  type_15(
      1, 1, id_4
  );
endmodule
