#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Sep 30 15:13:36 2025
# Process ID: 3763332
# Current directory: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1
# Command line: vivado -log Polyphase_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Polyphase_filter.tcl
# Log file: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/Polyphase_filter.vds
# Journal file: /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/vivado.jou
# Running On: uxsrv005, OS: Linux, CPU Frequency: 3457.889 MHz, CPU Physical cores: 8, Host memory: 101335 MB
#-----------------------------------------------------------
source Polyphase_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3063.766 ; gain = 2.016 ; free physical = 38159 ; free virtual = 104899
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/Polyphase_Filter_FI'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/miglioranza/Polyphase_Filter_FI' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/utils_1/imports/synth_1/Pipelined_Polyphase_Filter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/utils_1/imports/synth_1/Pipelined_Polyphase_Filter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Polyphase_filter -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3764068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3464.223 ; gain = 227.656 ; free physical = 36926 ; free virtual = 103667
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Polyphase_filter' [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:52]
INFO: [Synth 8-3491] module 'axis_data_fifo_poly_filter' declared at '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/.Xil/Vivado-3763332-uxsrv005/realtime/axis_data_fifo_poly_filter_stub.vhdl:5' bound to instance 'axis_data_fifo_I' of component 'axis_data_fifo_poly_filter' [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:102]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_poly_filter' [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/.Xil/Vivado-3763332-uxsrv005/realtime/axis_data_fifo_poly_filter_stub.vhdl:21]
INFO: [Synth 8-3491] module 'axis_data_fifo_poly_filter' declared at '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/.Xil/Vivado-3763332-uxsrv005/realtime/axis_data_fifo_poly_filter_stub.vhdl:5' bound to instance 'axis_data_fifo_Q' of component 'axis_data_fifo_poly_filter' [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element tmp_I_reg was removed.  [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element tmp_Q_reg was removed.  [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Polyphase_filter' (1#1) [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/sources_1/new/Polyphase_filter.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3508.160 ; gain = 271.594 ; free physical = 36015 ; free virtual = 102756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3525.973 ; gain = 289.406 ; free physical = 35972 ; free virtual = 102713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3525.973 ; gain = 289.406 ; free physical = 35972 ; free virtual = 102713
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3525.973 ; gain = 0.000 ; free physical = 35964 ; free virtual = 102705
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.gen/sources_1/ip/axis_data_fifo_poly_filter/axis_data_fifo_poly_filter/axis_data_fifo_0_in_context.xdc] for cell 'axis_data_fifo_I'
Finished Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.gen/sources_1/ip/axis_data_fifo_poly_filter/axis_data_fifo_poly_filter/axis_data_fifo_0_in_context.xdc] for cell 'axis_data_fifo_I'
Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.gen/sources_1/ip/axis_data_fifo_poly_filter/axis_data_fifo_poly_filter/axis_data_fifo_0_in_context.xdc] for cell 'axis_data_fifo_Q'
Finished Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.gen/sources_1/ip/axis_data_fifo_poly_filter/axis_data_fifo_poly_filter/axis_data_fifo_0_in_context.xdc] for cell 'axis_data_fifo_Q'
Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3720.629 ; gain = 23.812 ; free physical = 36800 ; free virtual = 103541
Finished Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc]
Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3720.629 ; gain = 0.000 ; free physical = 36800 ; free virtual = 103541
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3720.629 ; gain = 0.000 ; free physical = 36800 ; free virtual = 103541
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'axis_data_fifo_I' at clock pin 's_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'axis_data_fifo_Q' at clock pin 's_axis_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3723.598 ; gain = 487.031 ; free physical = 36885 ; free virtual = 103627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3723.598 ; gain = 487.031 ; free physical = 36885 ; free virtual = 103627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_data_fifo_Q. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3723.598 ; gain = 487.031 ; free physical = 36885 ; free virtual = 103627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3723.598 ; gain = 487.031 ; free physical = 36875 ; free virtual = 103618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 32    
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP mul_reg_I_reg[11]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_I_reg[11]0 is absorbed into DSP mul_reg_I_reg[11]0.
DSP Report: operator mul_reg_I_reg[11]1 is absorbed into DSP mul_reg_I_reg[11]0.
DSP Report: Generating DSP mul_reg_I_reg[7]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_I_reg[7]0 is absorbed into DSP mul_reg_I_reg[7]0.
DSP Report: operator mul_reg_I_reg[7]1 is absorbed into DSP mul_reg_I_reg[7]0.
DSP Report: Generating DSP mul_reg_I_reg[3]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_I_reg[3]0 is absorbed into DSP mul_reg_I_reg[3]0.
DSP Report: operator mul_reg_I_reg[3]1 is absorbed into DSP mul_reg_I_reg[3]0.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP mul_reg_Q_reg[11]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_Q_reg[11]0 is absorbed into DSP mul_reg_Q_reg[11]0.
DSP Report: operator mul_reg_Q_reg[11]1 is absorbed into DSP mul_reg_Q_reg[11]0.
DSP Report: Generating DSP mul_reg_Q_reg[7]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_Q_reg[7]0 is absorbed into DSP mul_reg_Q_reg[7]0.
DSP Report: operator mul_reg_Q_reg[7]1 is absorbed into DSP mul_reg_Q_reg[7]0.
DSP Report: Generating DSP mul_reg_Q_reg[3]0, operation Mode is: C+A*B.
DSP Report: operator mul_reg_Q_reg[3]0 is absorbed into DSP mul_reg_Q_reg[3]0.
DSP Report: operator mul_reg_Q_reg[3]1 is absorbed into DSP mul_reg_Q_reg[3]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3723.598 ; gain = 487.031 ; free physical = 36859 ; free virtual = 103606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Polyphase_filter | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Polyphase_filter | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Polyphase_filter | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3979.414 ; gain = 742.848 ; free physical = 36387 ; free virtual = 103134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.414 ; gain = 742.848 ; free physical = 36383 ; free virtual = 103129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3987.422 ; gain = 750.855 ; free physical = 36378 ; free virtual = 103125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |axis_data_fifo_poly_filter |         2|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |axis_data_fifo_poly_filter_bbox |     2|
|3     |BUFG                            |     1|
|4     |CARRY8                          |     6|
|5     |DSP_ALU                         |     8|
|6     |DSP_A_B_DATA                    |     8|
|7     |DSP_C_DATA                      |     8|
|9     |DSP_MULTIPLIER                  |     8|
|10    |DSP_M_DATA                      |     8|
|11    |DSP_OUTPUT                      |     8|
|12    |DSP_PREADD                      |     8|
|13    |DSP_PREADD_DATA                 |     8|
|14    |LUT1                            |     5|
|15    |LUT2                            |   265|
|16    |LUT3                            |   129|
|17    |LUT4                            |   129|
|18    |LUT5                            |     1|
|19    |LUT6                            |    34|
|20    |MUXF7                           |   128|
|21    |MUXF8                           |    64|
|22    |FDCE                            |   737|
|23    |FDRE                            |    66|
|24    |IBUF                            |    36|
|25    |OBUF                            |    33|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.328 ; gain = 760.762 ; free physical = 36377 ; free virtual = 103124
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2607 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3997.328 ; gain = 563.137 ; free physical = 36419 ; free virtual = 103166
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3997.336 ; gain = 760.762 ; free physical = 36420 ; free virtual = 103167
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4009.297 ; gain = 0.000 ; free physical = 36510 ; free virtual = 103257
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Polyphase_filter' is not ideal for floorplanning, since the cellview 'Polyphase_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.035 ; gain = 0.000 ; free physical = 36427 ; free virtual = 103174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

Synth Design complete, checksum: 105a66ae
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:21 . Memory (MB): peak = 4098.035 ; gain = 1034.270 ; free physical = 36579 ; free virtual = 103325
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.runs/synth_1/Polyphase_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Polyphase_filter_utilization_synth.rpt -pb Polyphase_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 15:15:26 2025...
