INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.sim/sim_1/synth/func/xsim/TB_Decoder_2_to_4_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8_to_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.srcs/sim_1/new/TB_Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_2_to_4
