-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ControlMemInterface is
port (
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mem_i : IN STD_LOGIC_VECTOR (863 downto 0);
    mem_o : OUT STD_LOGIC_VECTOR (863 downto 0);
    mem_o_ap_vld : OUT STD_LOGIC;
    address : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in : IN STD_LOGIC_VECTOR (31 downto 0);
    data_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_out_ap_vld : OUT STD_LOGIC;
    read_control : IN STD_LOGIC_VECTOR (0 downto 0);
    write_control : IN STD_LOGIC_VECTOR (0 downto 0);
    chip_enable : IN STD_LOGIC_VECTOR (0 downto 0);
    reset_n : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of ControlMemInterface is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ControlMemInterface_ControlMemInterface,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.977100,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=1189,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv864_lc_1 : STD_LOGIC_VECTOR (863 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_340 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101000000";
    constant ap_const_lv32_35F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101011111";
    constant ap_const_lv32_320 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_lv32_2E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011100000";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_2A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100000";
    constant ap_const_lv32_280 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000000";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100000";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_33F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100111111";
    constant ap_const_lv32_31F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100011111";
    constant ap_const_lv32_2FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011111111";
    constant ap_const_lv32_2DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011011111";
    constant ap_const_lv32_2BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111111";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_25F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011111";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal xor_ln132_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mem_flag_3_phi_fu_365_p116 : STD_LOGIC_VECTOR (0 downto 0);
    signal chip_enable_read_read_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_control_read_read_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal address_read_read_fu_336_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_control_read_read_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_mem_new_3_phi_fu_513_p116 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln26_fu_1121_p3 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln25_fu_1134_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln24_fu_1159_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln23_fu_1184_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln22_fu_1209_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln21_fu_1234_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln20_fu_1259_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln19_fu_1284_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln18_fu_1309_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln17_fu_1334_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln16_fu_1359_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln15_fu_1384_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln14_fu_1409_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln13_fu_1434_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln12_fu_1459_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln11_fu_1484_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln10_fu_1509_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln9_fu_1534_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln8_fu_1559_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln7_fu_1584_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln6_fu_1609_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln5_fu_1634_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln4_fu_1659_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln3_fu_1684_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln2_fu_1709_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln1_fu_1734_p4 : STD_LOGIC_VECTOR (863 downto 0);
    signal or_ln_fu_1755_p3 : STD_LOGIC_VECTOR (863 downto 0);
    signal ap_phi_mux_data_out_flag_0_phi_fu_666_p116 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1061_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_data_out_new_0_phi_fu_845_p116 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln6_fu_2039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln132_fu_1108_p3 : STD_LOGIC_VECTOR (863 downto 0);
    signal trunc_ln133_fu_1117_p1 : STD_LOGIC_VECTOR (831 downto 0);
    signal trunc_ln75_fu_1130_p1 : STD_LOGIC_VECTOR (799 downto 0);
    signal tmp_23_fu_1145_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln74_fu_1155_p1 : STD_LOGIC_VECTOR (767 downto 0);
    signal tmp_22_fu_1170_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln73_fu_1180_p1 : STD_LOGIC_VECTOR (735 downto 0);
    signal tmp_21_fu_1195_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln72_fu_1205_p1 : STD_LOGIC_VECTOR (703 downto 0);
    signal tmp_20_fu_1220_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln71_fu_1230_p1 : STD_LOGIC_VECTOR (671 downto 0);
    signal tmp_19_fu_1245_p4 : STD_LOGIC_VECTOR (191 downto 0);
    signal trunc_ln70_fu_1255_p1 : STD_LOGIC_VECTOR (639 downto 0);
    signal tmp_18_fu_1270_p4 : STD_LOGIC_VECTOR (223 downto 0);
    signal trunc_ln69_fu_1280_p1 : STD_LOGIC_VECTOR (607 downto 0);
    signal tmp_17_fu_1295_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln67_fu_1305_p1 : STD_LOGIC_VECTOR (575 downto 0);
    signal tmp_16_fu_1320_p4 : STD_LOGIC_VECTOR (287 downto 0);
    signal trunc_ln66_fu_1330_p1 : STD_LOGIC_VECTOR (543 downto 0);
    signal tmp_15_fu_1345_p4 : STD_LOGIC_VECTOR (319 downto 0);
    signal trunc_ln64_fu_1355_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_14_fu_1370_p4 : STD_LOGIC_VECTOR (351 downto 0);
    signal trunc_ln63_fu_1380_p1 : STD_LOGIC_VECTOR (479 downto 0);
    signal tmp_13_fu_1395_p4 : STD_LOGIC_VECTOR (383 downto 0);
    signal trunc_ln62_fu_1405_p1 : STD_LOGIC_VECTOR (447 downto 0);
    signal tmp_12_fu_1420_p4 : STD_LOGIC_VECTOR (415 downto 0);
    signal trunc_ln61_fu_1430_p1 : STD_LOGIC_VECTOR (415 downto 0);
    signal tmp_11_fu_1445_p4 : STD_LOGIC_VECTOR (447 downto 0);
    signal trunc_ln60_fu_1455_p1 : STD_LOGIC_VECTOR (383 downto 0);
    signal tmp_10_fu_1470_p4 : STD_LOGIC_VECTOR (479 downto 0);
    signal trunc_ln59_fu_1480_p1 : STD_LOGIC_VECTOR (351 downto 0);
    signal tmp_8_fu_1495_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln57_fu_1505_p1 : STD_LOGIC_VECTOR (319 downto 0);
    signal tmp_6_fu_1520_p4 : STD_LOGIC_VECTOR (543 downto 0);
    signal trunc_ln56_fu_1530_p1 : STD_LOGIC_VECTOR (287 downto 0);
    signal tmp_4_fu_1545_p4 : STD_LOGIC_VECTOR (575 downto 0);
    signal trunc_ln55_fu_1555_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_2_fu_1570_p4 : STD_LOGIC_VECTOR (607 downto 0);
    signal trunc_ln53_fu_1580_p1 : STD_LOGIC_VECTOR (223 downto 0);
    signal tmp_s_fu_1595_p4 : STD_LOGIC_VECTOR (639 downto 0);
    signal trunc_ln52_fu_1605_p1 : STD_LOGIC_VECTOR (191 downto 0);
    signal tmp_9_fu_1620_p4 : STD_LOGIC_VECTOR (671 downto 0);
    signal trunc_ln51_fu_1630_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_7_fu_1645_p4 : STD_LOGIC_VECTOR (703 downto 0);
    signal trunc_ln49_fu_1655_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_5_fu_1670_p4 : STD_LOGIC_VECTOR (735 downto 0);
    signal trunc_ln48_fu_1680_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_3_fu_1695_p4 : STD_LOGIC_VECTOR (767 downto 0);
    signal trunc_ln47_fu_1705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_1720_p4 : STD_LOGIC_VECTOR (799 downto 0);
    signal trunc_ln46_fu_1730_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1745_p4 : STD_LOGIC_VECTOR (831 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    address_read_read_fu_336_p2 <= address;
    ap_done <= ap_start;
    ap_idle <= ap_const_logic_1;

    ap_phi_mux_data_out_flag_0_phi_fu_666_p116_assign_proc : process(chip_enable_read_read_fu_312_p2, read_control_read_read_fu_324_p2, address_read_read_fu_336_p2, write_control_read_read_fu_318_p2)
    begin
        if ((chip_enable_read_read_fu_312_p2 = ap_const_lv1_0)) then 
            ap_phi_mux_data_out_flag_0_phi_fu_666_p116 <= ap_const_lv1_0;
        elsif ((((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 
    = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 
    = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) 
    and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 
    = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) 
    and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2)) 
    or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_0)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 
    = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_1C 
    = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_data_out_flag_0_phi_fu_666_p116 <= ap_const_lv1_1;
        else 
            ap_phi_mux_data_out_flag_0_phi_fu_666_p116 <= "X";
        end if; 
    end process;


    ap_phi_mux_data_out_new_0_phi_fu_845_p116_assign_proc : process(chip_enable_read_read_fu_312_p2, read_control_read_read_fu_324_p2, address_read_read_fu_336_p2, write_control_read_read_fu_318_p2, trunc_ln6_fu_2039_p1, select_ln132_fu_1108_p3)
    begin
        if ((((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 
    = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 
    = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_0)) 
    or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 
    = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 
    = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= ap_const_lv32_0;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= trunc_ln6_fu_2039_p1;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(63 downto 32);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(95 downto 64);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(127 downto 96);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(159 downto 128);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(191 downto 160);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(223 downto 192);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(255 downto 224);
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(287 downto 256);
        elsif (((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(319 downto 288);
        elsif (((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(351 downto 320);
        elsif (((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(383 downto 352);
        elsif (((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(415 downto 384);
        elsif (((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(447 downto 416);
        elsif (((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(479 downto 448);
        elsif (((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(511 downto 480);
        elsif (((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(543 downto 512);
        elsif (((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(575 downto 544);
        elsif (((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(607 downto 576);
        elsif (((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(639 downto 608);
        elsif (((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(671 downto 640);
        elsif (((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(703 downto 672);
        elsif (((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(735 downto 704);
        elsif (((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(767 downto 736);
        elsif (((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(799 downto 768);
        elsif (((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(831 downto 800);
        elsif (((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= select_ln132_fu_1108_p3(863 downto 832);
        else 
            ap_phi_mux_data_out_new_0_phi_fu_845_p116 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_mem_flag_3_phi_fu_365_p116_assign_proc : process(xor_ln132_fu_1071_p2, chip_enable_read_read_fu_312_p2, read_control_read_read_fu_324_p2, address_read_read_fu_336_p2, write_control_read_read_fu_318_p2)
    begin
        if ((((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 
    = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 
    = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) 
    and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 
    = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)))) then 
            ap_phi_mux_mem_flag_3_phi_fu_365_p116 <= ap_const_lv1_1;
        elsif (((chip_enable_read_read_fu_312_p2 = ap_const_lv1_0) or ((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = 
    ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and 
    (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) 
    and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_0)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 
    = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mem_flag_3_phi_fu_365_p116 <= xor_ln132_fu_1071_p2;
        else 
            ap_phi_mux_mem_flag_3_phi_fu_365_p116 <= "X";
        end if; 
    end process;


    ap_phi_mux_mem_new_3_phi_fu_513_p116_assign_proc : process(chip_enable_read_read_fu_312_p2, read_control_read_read_fu_324_p2, address_read_read_fu_336_p2, write_control_read_read_fu_318_p2, or_ln26_fu_1121_p3, or_ln25_fu_1134_p4, or_ln24_fu_1159_p4, or_ln23_fu_1184_p4, or_ln22_fu_1209_p4, or_ln21_fu_1234_p4, or_ln20_fu_1259_p4, or_ln19_fu_1284_p4, or_ln18_fu_1309_p4, or_ln17_fu_1334_p4, or_ln16_fu_1359_p4, or_ln15_fu_1384_p4, or_ln14_fu_1409_p4, or_ln13_fu_1434_p4, or_ln12_fu_1459_p4, or_ln11_fu_1484_p4, or_ln10_fu_1509_p4, or_ln9_fu_1534_p4, or_ln8_fu_1559_p4, or_ln7_fu_1584_p4, or_ln6_fu_1609_p4, or_ln5_fu_1634_p4, or_ln4_fu_1659_p4, or_ln3_fu_1684_p4, or_ln2_fu_1709_p4, or_ln1_fu_1734_p4, or_ln_fu_1755_p3)
    begin
        if (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln_fu_1755_p3;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln1_fu_1734_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln2_fu_1709_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln3_fu_1684_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln4_fu_1659_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln5_fu_1634_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_18 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln6_fu_1609_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln7_fu_1584_p4;
        elsif (((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln8_fu_1559_p4;
        elsif (((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln9_fu_1534_p4;
        elsif (((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln10_fu_1509_p4;
        elsif (((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln11_fu_1484_p4;
        elsif (((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln12_fu_1459_p4;
        elsif (((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln13_fu_1434_p4;
        elsif (((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln14_fu_1409_p4;
        elsif (((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln15_fu_1384_p4;
        elsif (((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln16_fu_1359_p4;
        elsif (((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln17_fu_1334_p4;
        elsif (((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln18_fu_1309_p4;
        elsif (((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln19_fu_1284_p4;
        elsif (((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln20_fu_1259_p4;
        elsif (((ap_const_lv32_54 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln21_fu_1234_p4;
        elsif (((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln22_fu_1209_p4;
        elsif (((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln23_fu_1184_p4;
        elsif (((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln24_fu_1159_p4;
        elsif (((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln25_fu_1134_p4;
        elsif (((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= or_ln26_fu_1121_p3;
        elsif (((chip_enable_read_read_fu_312_p2 = ap_const_lv1_0) or ((ap_const_lv32_24 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_28 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_2C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_30 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_34 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_38 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = 
    ap_const_lv1_1)) or ((ap_const_lv32_3C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_40 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_44 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_48 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_4C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_50 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_54 
    = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_58 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_5C = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_60 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_64 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((ap_const_lv32_68 = address_read_read_fu_336_p2) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and 
    (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_0 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_4 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_8 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_10 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_14 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) 
    and (ap_const_lv32_18 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_1C = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (ap_const_lv32_20 = address_read_read_fu_336_p2)) or ((read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_0)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 
    = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_1) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1)) or (not((ap_const_lv32_24 = address_read_read_fu_336_p2)) and not((ap_const_lv32_28 = address_read_read_fu_336_p2)) and not((ap_const_lv32_2C = address_read_read_fu_336_p2)) and not((ap_const_lv32_30 = address_read_read_fu_336_p2)) and not((ap_const_lv32_34 = address_read_read_fu_336_p2)) and not((ap_const_lv32_38 = address_read_read_fu_336_p2)) and not((ap_const_lv32_3C = address_read_read_fu_336_p2)) and not((ap_const_lv32_40 = address_read_read_fu_336_p2)) and not((ap_const_lv32_44 = address_read_read_fu_336_p2)) and not((ap_const_lv32_48 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4C = address_read_read_fu_336_p2)) and not((ap_const_lv32_50 = address_read_read_fu_336_p2)) and not((ap_const_lv32_54 = address_read_read_fu_336_p2)) and not((ap_const_lv32_58 = address_read_read_fu_336_p2)) and not((ap_const_lv32_5C = address_read_read_fu_336_p2)) and not((ap_const_lv32_60 
    = address_read_read_fu_336_p2)) and not((ap_const_lv32_64 = address_read_read_fu_336_p2)) and not((ap_const_lv32_68 = address_read_read_fu_336_p2)) and not((ap_const_lv32_0 = address_read_read_fu_336_p2)) and not((ap_const_lv32_4 = address_read_read_fu_336_p2)) and not((ap_const_lv32_8 = address_read_read_fu_336_p2)) and not((ap_const_lv32_C = address_read_read_fu_336_p2)) and not((ap_const_lv32_10 = address_read_read_fu_336_p2)) and not((ap_const_lv32_14 = address_read_read_fu_336_p2)) and not((ap_const_lv32_18 = address_read_read_fu_336_p2)) and not((ap_const_lv32_1C = address_read_read_fu_336_p2)) and not((ap_const_lv32_20 = address_read_read_fu_336_p2)) and (read_control_read_read_fu_324_p2 = ap_const_lv1_0) and (chip_enable_read_read_fu_312_p2 = ap_const_lv1_1) and (write_control_read_read_fu_318_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= ap_const_lv864_lc_1;
        else 
            ap_phi_mux_mem_new_3_phi_fu_513_p116 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_ready <= ap_start;
    chip_enable_read_read_fu_312_p2 <= chip_enable;
    data_out <= ap_phi_mux_data_out_new_0_phi_fu_845_p116;

    data_out_ap_vld_assign_proc : process(ap_start, ap_phi_mux_data_out_flag_0_phi_fu_666_p116)
    begin
        if (((ap_phi_mux_data_out_flag_0_phi_fu_666_p116 = ap_const_lv1_1) and (ap_start = ap_const_logic_1))) then 
            data_out_ap_vld <= ap_const_logic_1;
        else 
            data_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1061_p4 <= select_ln132_fu_1108_p3(863 downto 832);

    mem_o_assign_proc : process(ap_start, mem_i, ap_phi_mux_mem_flag_3_phi_fu_365_p116, ap_phi_mux_mem_new_3_phi_fu_513_p116)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_phi_mux_mem_flag_3_phi_fu_365_p116 = ap_const_lv1_1))) then 
            mem_o <= ap_phi_mux_mem_new_3_phi_fu_513_p116;
        else 
            mem_o <= mem_i;
        end if; 
    end process;


    mem_o_ap_vld_assign_proc : process(ap_start, ap_phi_mux_mem_flag_3_phi_fu_365_p116)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_phi_mux_mem_flag_3_phi_fu_365_p116 = ap_const_lv1_1))) then 
            mem_o_ap_vld <= ap_const_logic_1;
        else 
            mem_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln10_fu_1509_p4 <= ((tmp_8_fu_1495_p4 & data_in) & trunc_ln57_fu_1505_p1);
    or_ln11_fu_1484_p4 <= ((tmp_10_fu_1470_p4 & data_in) & trunc_ln59_fu_1480_p1);
    or_ln12_fu_1459_p4 <= ((tmp_11_fu_1445_p4 & data_in) & trunc_ln60_fu_1455_p1);
    or_ln13_fu_1434_p4 <= ((tmp_12_fu_1420_p4 & data_in) & trunc_ln61_fu_1430_p1);
    or_ln14_fu_1409_p4 <= ((tmp_13_fu_1395_p4 & data_in) & trunc_ln62_fu_1405_p1);
    or_ln15_fu_1384_p4 <= ((tmp_14_fu_1370_p4 & data_in) & trunc_ln63_fu_1380_p1);
    or_ln16_fu_1359_p4 <= ((tmp_15_fu_1345_p4 & data_in) & trunc_ln64_fu_1355_p1);
    or_ln17_fu_1334_p4 <= ((tmp_16_fu_1320_p4 & data_in) & trunc_ln66_fu_1330_p1);
    or_ln18_fu_1309_p4 <= ((tmp_17_fu_1295_p4 & data_in) & trunc_ln67_fu_1305_p1);
    or_ln19_fu_1284_p4 <= ((tmp_18_fu_1270_p4 & data_in) & trunc_ln69_fu_1280_p1);
    or_ln1_fu_1734_p4 <= ((tmp_1_fu_1720_p4 & data_in) & trunc_ln46_fu_1730_p1);
    or_ln20_fu_1259_p4 <= ((tmp_19_fu_1245_p4 & data_in) & trunc_ln70_fu_1255_p1);
    or_ln21_fu_1234_p4 <= ((tmp_20_fu_1220_p4 & data_in) & trunc_ln71_fu_1230_p1);
    or_ln22_fu_1209_p4 <= ((tmp_21_fu_1195_p4 & data_in) & trunc_ln72_fu_1205_p1);
    or_ln23_fu_1184_p4 <= ((tmp_22_fu_1170_p4 & data_in) & trunc_ln73_fu_1180_p1);
    or_ln24_fu_1159_p4 <= ((tmp_23_fu_1145_p4 & data_in) & trunc_ln74_fu_1155_p1);
    or_ln25_fu_1134_p4 <= ((grp_fu_1061_p4 & data_in) & trunc_ln75_fu_1130_p1);
    or_ln26_fu_1121_p3 <= (data_in & trunc_ln133_fu_1117_p1);
    or_ln2_fu_1709_p4 <= ((tmp_3_fu_1695_p4 & data_in) & trunc_ln47_fu_1705_p1);
    or_ln3_fu_1684_p4 <= ((tmp_5_fu_1670_p4 & data_in) & trunc_ln48_fu_1680_p1);
    or_ln4_fu_1659_p4 <= ((tmp_7_fu_1645_p4 & data_in) & trunc_ln49_fu_1655_p1);
    or_ln5_fu_1634_p4 <= ((tmp_9_fu_1620_p4 & data_in) & trunc_ln51_fu_1630_p1);
    or_ln6_fu_1609_p4 <= ((tmp_s_fu_1595_p4 & data_in) & trunc_ln52_fu_1605_p1);
    or_ln7_fu_1584_p4 <= ((tmp_2_fu_1570_p4 & data_in) & trunc_ln53_fu_1580_p1);
    or_ln8_fu_1559_p4 <= ((tmp_4_fu_1545_p4 & data_in) & trunc_ln55_fu_1555_p1);
    or_ln9_fu_1534_p4 <= ((tmp_6_fu_1520_p4 & data_in) & trunc_ln56_fu_1530_p1);
    or_ln_fu_1755_p3 <= (tmp_fu_1745_p4 & data_in);
    read_control_read_read_fu_324_p2 <= read_control;
    select_ln132_fu_1108_p3 <= 
        mem_i when (reset_n(0) = '1') else 
        ap_const_lv864_lc_1;
    tmp_10_fu_1470_p4 <= select_ln132_fu_1108_p3(863 downto 384);
    tmp_11_fu_1445_p4 <= select_ln132_fu_1108_p3(863 downto 416);
    tmp_12_fu_1420_p4 <= select_ln132_fu_1108_p3(863 downto 448);
    tmp_13_fu_1395_p4 <= select_ln132_fu_1108_p3(863 downto 480);
    tmp_14_fu_1370_p4 <= select_ln132_fu_1108_p3(863 downto 512);
    tmp_15_fu_1345_p4 <= select_ln132_fu_1108_p3(863 downto 544);
    tmp_16_fu_1320_p4 <= select_ln132_fu_1108_p3(863 downto 576);
    tmp_17_fu_1295_p4 <= select_ln132_fu_1108_p3(863 downto 608);
    tmp_18_fu_1270_p4 <= select_ln132_fu_1108_p3(863 downto 640);
    tmp_19_fu_1245_p4 <= select_ln132_fu_1108_p3(863 downto 672);
    tmp_1_fu_1720_p4 <= select_ln132_fu_1108_p3(863 downto 64);
    tmp_20_fu_1220_p4 <= select_ln132_fu_1108_p3(863 downto 704);
    tmp_21_fu_1195_p4 <= select_ln132_fu_1108_p3(863 downto 736);
    tmp_22_fu_1170_p4 <= select_ln132_fu_1108_p3(863 downto 768);
    tmp_23_fu_1145_p4 <= select_ln132_fu_1108_p3(863 downto 800);
    tmp_2_fu_1570_p4 <= select_ln132_fu_1108_p3(863 downto 256);
    tmp_3_fu_1695_p4 <= select_ln132_fu_1108_p3(863 downto 96);
    tmp_4_fu_1545_p4 <= select_ln132_fu_1108_p3(863 downto 288);
    tmp_5_fu_1670_p4 <= select_ln132_fu_1108_p3(863 downto 128);
    tmp_6_fu_1520_p4 <= select_ln132_fu_1108_p3(863 downto 320);
    tmp_7_fu_1645_p4 <= select_ln132_fu_1108_p3(863 downto 160);
    tmp_8_fu_1495_p4 <= select_ln132_fu_1108_p3(863 downto 352);
    tmp_9_fu_1620_p4 <= select_ln132_fu_1108_p3(863 downto 192);
    tmp_fu_1745_p4 <= select_ln132_fu_1108_p3(863 downto 32);
    tmp_s_fu_1595_p4 <= select_ln132_fu_1108_p3(863 downto 224);
    trunc_ln133_fu_1117_p1 <= select_ln132_fu_1108_p3(832 - 1 downto 0);
    trunc_ln46_fu_1730_p1 <= select_ln132_fu_1108_p3(32 - 1 downto 0);
    trunc_ln47_fu_1705_p1 <= select_ln132_fu_1108_p3(64 - 1 downto 0);
    trunc_ln48_fu_1680_p1 <= select_ln132_fu_1108_p3(96 - 1 downto 0);
    trunc_ln49_fu_1655_p1 <= select_ln132_fu_1108_p3(128 - 1 downto 0);
    trunc_ln51_fu_1630_p1 <= select_ln132_fu_1108_p3(160 - 1 downto 0);
    trunc_ln52_fu_1605_p1 <= select_ln132_fu_1108_p3(192 - 1 downto 0);
    trunc_ln53_fu_1580_p1 <= select_ln132_fu_1108_p3(224 - 1 downto 0);
    trunc_ln55_fu_1555_p1 <= select_ln132_fu_1108_p3(256 - 1 downto 0);
    trunc_ln56_fu_1530_p1 <= select_ln132_fu_1108_p3(288 - 1 downto 0);
    trunc_ln57_fu_1505_p1 <= select_ln132_fu_1108_p3(320 - 1 downto 0);
    trunc_ln59_fu_1480_p1 <= select_ln132_fu_1108_p3(352 - 1 downto 0);
    trunc_ln60_fu_1455_p1 <= select_ln132_fu_1108_p3(384 - 1 downto 0);
    trunc_ln61_fu_1430_p1 <= select_ln132_fu_1108_p3(416 - 1 downto 0);
    trunc_ln62_fu_1405_p1 <= select_ln132_fu_1108_p3(448 - 1 downto 0);
    trunc_ln63_fu_1380_p1 <= select_ln132_fu_1108_p3(480 - 1 downto 0);
    trunc_ln64_fu_1355_p1 <= select_ln132_fu_1108_p3(512 - 1 downto 0);
    trunc_ln66_fu_1330_p1 <= select_ln132_fu_1108_p3(544 - 1 downto 0);
    trunc_ln67_fu_1305_p1 <= select_ln132_fu_1108_p3(576 - 1 downto 0);
    trunc_ln69_fu_1280_p1 <= select_ln132_fu_1108_p3(608 - 1 downto 0);
    trunc_ln6_fu_2039_p1 <= select_ln132_fu_1108_p3(32 - 1 downto 0);
    trunc_ln70_fu_1255_p1 <= select_ln132_fu_1108_p3(640 - 1 downto 0);
    trunc_ln71_fu_1230_p1 <= select_ln132_fu_1108_p3(672 - 1 downto 0);
    trunc_ln72_fu_1205_p1 <= select_ln132_fu_1108_p3(704 - 1 downto 0);
    trunc_ln73_fu_1180_p1 <= select_ln132_fu_1108_p3(736 - 1 downto 0);
    trunc_ln74_fu_1155_p1 <= select_ln132_fu_1108_p3(768 - 1 downto 0);
    trunc_ln75_fu_1130_p1 <= select_ln132_fu_1108_p3(800 - 1 downto 0);
    write_control_read_read_fu_318_p2 <= write_control;
    xor_ln132_fu_1071_p2 <= (reset_n xor ap_const_lv1_1);
end behav;
