Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:41:43 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.311%)  route 0.161ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.602     1.803    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X5Y249                                                      r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y249         FDRE (Prop_fdre_C_Q)         0.100     1.903 r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[11]/Q
                         net (fo=1, estimated)        0.161     2.064    wrapper_norm_corr_20_inst_n/norm_inst_left/d_l_2[11]
    SLICE_X6Y250         FDRE                                         r  wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.910     2.336    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X6Y250                                                      r  wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]/C
                         clock pessimism             -0.233     2.103    
    SLICE_X6Y250         FDRE (Hold_fdre_C_D)         0.037     2.140    wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (VIOLATED) :        -0.075ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.766%)  route 0.165ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.571     1.772    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X12Y249                                                     r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y249        FDRE (Prop_fdre_C_Q)         0.118     1.890 r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_in_reg[1]/Q
                         net (fo=1, estimated)        0.165     2.054    wrapper_norm_corr_20_inst_n/norm_inst_left/d_l_2[1]
    SLICE_X12Y251        FDRE                                         r  wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.878     2.304    wrapper_norm_corr_20_inst_n/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X12Y251                                                     r  wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]/C
                         clock pessimism             -0.233     2.071    
    SLICE_X12Y251        FDRE (Hold_fdre_C_D)         0.059     2.130    wrapper_norm_corr_20_inst_n/norm_inst_left/din_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.920%)  route 0.145ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.570     1.771    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X20Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_fdre_C_Q)         0.118     1.889 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]/Q
                         net (fo=1, estimated)        0.145     2.034    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[14]
    SLICE_X20Y251        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.877     2.303    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X20Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]/C
                         clock pessimism             -0.233     2.070    
    SLICE_X20Y251        FDRE (Hold_fdre_C_D)         0.032     2.102    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.057ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.753%)  route 0.180ns (64.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.569     1.770    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X23Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y249        FDRE (Prop_fdre_C_Q)         0.100     1.870 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_tmp_reg[9]/Q
                         net (fo=1, estimated)        0.180     2.050    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/n_0_corr_out_tmp_reg[9]
    SLICE_X25Y250        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.873     2.299    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X25Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]/C
                         clock pessimism             -0.233     2.066    
    SLICE_X25Y250        FDRE (Hold_fdre_C_D)         0.041     2.107    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_1/corr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.364%)  route 0.107ns (51.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.604     1.805    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X0Y200                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y200         FDRE (Prop_fdre_C_Q)         0.100     1.905 r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_reg_reg[0]/Q
                         net (fo=1, estimated)        0.107     2.012    wrapper_norm_corr_5_inst_p/norm_inst_left/in[0]
    SLICE_X2Y199         FDRE                                         r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.824     2.250    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y199                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[0]/C
                         clock pessimism             -0.225     2.025    
    SLICE_X2Y199         FDRE (Hold_fdre_C_D)         0.042     2.067    wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.680%)  route 0.165ns (58.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.570     1.771    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X20Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y249        FDRE (Prop_fdre_C_Q)         0.118     1.889 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]/Q
                         net (fo=1, estimated)        0.165     2.054    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_tmp_reg[12]
    SLICE_X21Y251        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.877     2.303    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X21Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]/C
                         clock pessimism             -0.233     2.070    
    SLICE_X21Y251        FDRE (Hold_fdre_C_D)         0.038     2.108    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_0/corr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.179ns (56.007%)  route 0.141ns (43.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.565     1.766    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X28Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_fdre_C_Q)         0.100     1.866 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[6]/Q
                         net (fo=2, estimated)        0.141     2.006    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_lrexrre_reg_reg[6]
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_3/I0
    SLICE_X27Y250        LUT2 (Prop_lut2_I0_O)        0.028     2.034 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_3/O
                         net (fo=1, routed)           0.000     2.034    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_corr_out_tmp[7]_i_3
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/S[2]
    SLICE_X27Y250        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.085 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.085    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_5_corr_out_tmp_reg[7]_i_1
    SLICE_X27Y250        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.873     2.299    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]/C
                         clock pessimism             -0.233     2.066    
    SLICE_X27Y250        FDRE (Hold_fdre_C_D)         0.071     2.137    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.183ns (56.961%)  route 0.138ns (43.039%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.565     1.766    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X28Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_fdre_C_Q)         0.100     1.866 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/lrexrre_reg_reg[4]/Q
                         net (fo=2, estimated)        0.138     2.004    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_lrexrre_reg_reg[4]
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_5/I0
    SLICE_X27Y250        LUT2 (Prop_lut2_I0_O)        0.028     2.032 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     2.032    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_0_corr_out_tmp[7]_i_5
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/S[0]
    SLICE_X27Y250        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.087 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.087    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/n_7_corr_out_tmp_reg[7]_i_1
    SLICE_X27Y250        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.873     2.299    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X27Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]/C
                         clock pessimism             -0.233     2.066    
    SLICE_X27Y250        FDRE (Hold_fdre_C_D)         0.071     2.137    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_3/corr_out_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.714%)  route 0.197ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.531     1.732    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/tm3_clk_v0_IBUF_BUFG
    SLICE_X73Y247                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/dout_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y247        FDRE (Prop_fdre_C_Q)         0.100     1.832 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_17/dout_1_reg[5]/Q
                         net (fo=22, estimated)       0.197     2.028    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/I37[5]
    SLICE_X73Y251        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.837     2.263    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/tm3_clk_v0_IBUF_BUFG
    SLICE_X73Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]/C
                         clock pessimism             -0.233     2.030    
    SLICE_X73Y251        FDRE (Hold_fdre_C_D)         0.040     2.070    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_18/dout_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_p/norm_inst_left/addin_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/norm_inst_left/add_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.142%)  route 0.144ns (52.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.604     1.805    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y201                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/addin_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y201         FDRE (Prop_fdre_C_Q)         0.100     1.905 r  wrapper_norm_corr_5_inst_p/norm_inst_left/addin_2_reg[0]/Q
                         net (fo=1, estimated)        0.144     2.048    wrapper_norm_corr_5_inst_p/norm_inst_left/addin_2[0]
    SLICE_X2Y199                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/add_out[0]_i_1__7/I1
    SLICE_X2Y199         LUT2 (Prop_lut2_I1_O)        0.028     2.076 r  wrapper_norm_corr_5_inst_p/norm_inst_left/add_out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     2.076    wrapper_norm_corr_5_inst_p/norm_inst_left/n_0_add_out[0]_i_1__7
    SLICE_X2Y199         FDRE                                         r  wrapper_norm_corr_5_inst_p/norm_inst_left/add_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, estimated)    0.824     2.250    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y199                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/add_out_reg[0]/C
                         clock pessimism             -0.225     2.025    
    SLICE_X2Y199         FDRE (Hold_fdre_C_D)         0.087     2.112    wrapper_norm_corr_5_inst_p/norm_inst_left/add_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                 -0.035    




