use super::super::{
    add_bus_cycles, add_cycles, apply_reg_interlock_1, enter_hle_irq, enter_hle_swi,
    handle_prefetch_abort, handle_swi, handle_undefined, prefetch_arm, return_from_hle_irq,
    set_cpsr_update_control, write_reg_clear_interlock_ab, write_reg_interlock,
};
use crate::{
    cpu::{
        arm9::{bus, cp15::Cp15},
        bus::CpuAccess,
        hle_bios,
        interpreter::Interpreter,
        psr::Psr,
    },
    emu::Emu,
};
use core::intrinsics::{likely, unlikely};

pub fn mrs<const SPSR: bool>(emu: &mut Emu<Interpreter>, instr: u32) {
    let result = if SPSR {
        spsr!(emu.arm9).raw()
    } else {
        emu.arm9.engine_data.regs.cpsr.raw()
    };
    let dst_reg = (instr >> 12 & 0xF) as u8;
    if likely(!cfg!(feature = "interp-r15-write-checks") || dst_reg != 15) {
        write_reg_clear_interlock_ab(emu, dst_reg, result);
    }
    add_bus_cycles(emu, 2);
    prefetch_arm::<true, true>(emu);
    add_cycles(emu, 1);
}

pub fn msr<const IMM: bool, const SPSR: bool>(emu: &mut Emu<Interpreter>, instr: u32) {
    let value = if IMM {
        (instr & 0xFF).rotate_right(instr >> 7 & 0x1E)
    } else {
        let src_reg = (instr & 0xF) as u8;
        apply_reg_interlock_1::<false>(emu, src_reg);
        reg!(emu.arm9, src_reg)
    };
    add_bus_cycles(emu, 1);
    prefetch_arm::<true, true>(emu);
    let mut mask = 0;
    if instr & 1 << 19 != 0 {
        mask |= 0xF800_0000;
    }
    if emu.arm9.engine_data.regs.is_in_priv_mode() && instr & 1 << 16 != 0 {
        add_bus_cycles(emu, 1);
        add_cycles(emu, 2);
        mask |= 0x0000_00EF;
    }
    if SPSR {
        update_spsr!(emu.arm9, mask, value);
    } else {
        #[cfg(not(feature = "interp-pipeline-accurate-reloads"))]
        assert!(mask & value & 0x20 == 0, "msr CPSR T bit change");
        set_cpsr_update_control(
            emu,
            Psr::from_raw((emu.arm9.engine_data.regs.cpsr.raw() & !mask) | (value & mask)),
        );
    }
}

pub fn bkpt(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_prefetch_abort::<false>(emu);
}

pub fn swi(emu: &mut Emu<Interpreter>, instr: u32) {
    handle_swi::<false>(emu, (instr >> 16) as u8);
}

pub fn undefined<const MAYBE_HLE_BIOS_SWI: bool>(emu: &mut Emu<Interpreter>, instr: u32) {
    if MAYBE_HLE_BIOS_SWI
        && instr & hle_bios::arm9::BIOS_CALL_INSTR_MASK == hle_bios::arm9::BIOS_CALL_INSTR
        && emu.arm9.hle_bios_enabled()
    {
        let function = instr as u8 & 0xF;
        match function {
            0 => {
                hle_bios::arm9::resume_intr_wait(emu);
                return;
            }
            1 => {
                enter_hle_irq::<false>(emu, reg!(emu.arm9, 14));
                return;
            }
            2 => {
                return_from_hle_irq(emu);
                return;
            }
            3 => {
                hle_bios::arm9::handle_undefined_instr(emu);
                return;
            }
            5 => {
                let return_addr = reg!(emu.arm9, 14);
                let number = bus::read_8::<CpuAccess, _>(emu, return_addr.wrapping_sub(2));
                enter_hle_swi::<false>(emu, number, return_addr);
                return;
            }
            _ => {}
        }
    }
    handle_undefined::<false>(emu);
}

// TODO: Confirm timing and interlocks, both in the undefined and CP15 cases (the ARM9E-S manual
//       says MRC/MCR are like LDR/STR)
// TODO: Confirm that MCRR/MRRC are undefined for CP15 (the ARM946E-S manual only mentions CDP, LDC
//       and STC), and check timings of undefined CDP/LDC/STC/MCRR/MRRC

pub fn mcr(emu: &mut Emu<Interpreter>, instr: u32) {
    if likely(emu.arm9.engine_data.regs.is_in_priv_mode() && instr >> 8 & 0xF == 15) {
        let src_reg = (instr >> 12 & 0xF) as u8;
        apply_reg_interlock_1::<false>(emu, src_reg);
        add_bus_cycles(emu, 1);
        prefetch_arm::<true, true>(emu);
        Cp15::write_reg(
            emu,
            (instr >> 21 & 7) as u8,
            (instr >> 16 & 0xF) as u8,
            (instr & 0xF) as u8,
            (instr >> 5 & 7) as u8,
            reg!(emu.arm9, src_reg),
        );
    } else {
        handle_undefined::<false>(emu);
    }
}

pub fn mrc(emu: &mut Emu<Interpreter>, instr: u32) {
    if likely(emu.arm9.engine_data.regs.is_in_priv_mode() && instr >> 8 & 0xF == 15) {
        prefetch_arm::<true, true>(emu);
        let result = Cp15::read_reg(
            emu,
            (instr >> 21 & 7) as u8,
            (instr >> 16 & 0xF) as u8,
            (instr & 0xF) as u8,
            (instr >> 5 & 7) as u8,
        );
        add_bus_cycles(emu, 1);
        let dst_reg = (instr >> 12 & 0xF) as u8;
        if unlikely(dst_reg == 15) {
            emu.arm9.engine_data.regs.cpsr.copy_nzcv(result);
        } else {
            write_reg_interlock(emu, dst_reg, result, 1, 1);
        }
    } else {
        handle_undefined::<false>(emu);
    }
}

pub fn mcrr(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_undefined::<false>(emu);
}

pub fn mrrc(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_undefined::<false>(emu);
}

pub fn cdp(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_undefined::<false>(emu);
}

pub fn ldc(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_undefined::<false>(emu);
}

pub fn stc(emu: &mut Emu<Interpreter>, _instr: u32) {
    handle_undefined::<false>(emu);
}
