#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Sep 22 15:14:16 2025
# Process ID: 588193
# Current directory: /home/intern-2501/internship
# Command line: vivado
# Log file: /home/intern-2501/internship/vivado.log
# Journal file: /home/intern-2501/internship/vivado.jou
# Running On        :broccoli
# Platform          :RedHatEnterprise
# Operating System  :Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail  :Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz
# CPU Frequency     :3799.999 MHz
# CPU Physical cores:40
# CPU Logical cores :80
# Host memory       :539818 MB
# Swap memory       :4294 MB
# Total Virtual     :544113 MB
# Available Virtual :499618 MB
#-----------------------------------------------------------
start_gui
open_project /home/intern-2501/Mamba_SSM_Block_ver7/Mamba_SSM_Block_ver7.xpr
launch_simulation
open_wave_config /home/intern-2501/Mamba_SSM_Block_ver7/tb_softplus_or_exp16_pure_behav.wcfg
source tb_ssmblock_fullscan.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
close_sim
close_project
create_project AXI_DMA_test /home/intern-2501/AXI_DMA_test -part xczu7ev-ffvc1156-2-e
set_property board_part xilinx.com:zcu106:part0:2.6 [current_project]
file mkdir /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/new
close [ open /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/new/axis_fp16_add1p0_128.v w ]
add_files /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/new/axis_fp16_add1p0_128.v
update_compile_order -fileset sources_1
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_fp16_add1p0_128.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_fp16_add1p0_128.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/new/axis_fp16_add1p0_128.v] -no_script -reset -force -quiet
remove_files  /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/new/axis_fp16_add1p0_128.v
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_passthru_128.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_passthru_128.v
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/mm2s_128.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/mm2s_128.v
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/s2mm_128.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/s2mm_128.v
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/top_dma_path.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/top_dma_path.v
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/bram_dp_128.v w ]
add_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/bram_dp_128.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/tb_top_dma_path.v w ]
add_files -fileset sim_1 /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/tb_top_dma_path.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_fp16_add1p0_128.v] -no_script -reset -force -quiet
remove_files  /home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/AXI_DMA_test/axis_fp16_add1p0_128.v
launch_simulation
source tb_top_dma_path.tcl
relaunch_sim
save_wave_config {/home/intern-2501/AXI_DMA_test/tb_top_dma_path_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/intern-2501/AXI_DMA_test/tb_top_dma_path_behav.wcfg
set_property xsim.view /home/intern-2501/AXI_DMA_test/tb_top_dma_path_behav.wcfg [get_filesets sim_1]
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0
set_property -dict [list \
  CONFIG.A_Precision_Type {Half} \
  CONFIG.Add_Sub_Value {Add} \
  CONFIG.C_A_Exponent_Width {5} \
  CONFIG.C_A_Fraction_Width {11} \
  CONFIG.C_Accum_Input_Msb {15} \
  CONFIG.C_Accum_Lsb {-24} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Latency {11} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {5} \
  CONFIG.C_Result_Fraction_Width {11} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Result_Precision_Type {Half} \
] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
generate_target all [get_files  /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
catch { config_ip_cache -export [get_ips -all floating_point_0] }
export_ip_user_files -of_objects [get_files /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/ip/floating_point_0/floating_point_0.xci]
launch_runs floating_point_0_synth_1 -jobs 79
wait_on_run floating_point_0_synth_1
export_simulation -of_objects [get_files /home/intern-2501/AXI_DMA_test/AXI_DMA_test.srcs/sources_1/ip/floating_point_0/floating_point_0.xci] -directory /home/intern-2501/AXI_DMA_test/AXI_DMA_test.ip_user_files/sim_scripts -ip_user_files_dir /home/intern-2501/AXI_DMA_test/AXI_DMA_test.ip_user_files -ipstatic_source_dir /home/intern-2501/AXI_DMA_test/AXI_DMA_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/intern-2501/AXI_DMA_test/AXI_DMA_test.cache/compile_simlib/modelsim} {questa=/home/intern-2501/AXI_DMA_test/AXI_DMA_test.cache/compile_simlib/questa} {xcelium=/home/intern-2501/AXI_DMA_test/AXI_DMA_test.cache/compile_simlib/xcelium} {vcs=/home/intern-2501/AXI_DMA_test/AXI_DMA_test.cache/compile_simlib/vcs} {riviera=/home/intern-2501/AXI_DMA_test/AXI_DMA_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close [ open /home/intern-2501/AXI_DMA_test/fp16_add_wrapper.v w ]
add_files /home/intern-2501/AXI_DMA_test/fp16_add_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
close_sim
