{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Migrating assignments from quartus_tan" {  } {  } 0 0 "Migrating assignments from quartus_tan" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qtan_qsf2sdc_script.tcl version: #1" {  } {  } 0 0 "qtan_qsf2sdc_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SeaQuestTrig1 EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"SeaQuestTrig1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "altpll0:inst7\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"altpll0:inst7\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst7\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst7\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst7\|altpll:altpll_component\|_clk1 4 1 90 1177 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 90 degrees (1177 ps) for altpll0:inst7\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll0.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-4-1/V1495_USER_DEMO/FIT/altpll0.tdf" 49 2 0 } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/440-4-1/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1704 2632 2872 1888 "inst7" "" } } } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: This translation should be used as a guide. Results should be checked carefully" {  } {  } 0 0 "This translation should be used as a guide. Results should be checked carefully" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Global Settings" {  } {  } 0 0 "** Translating Global Settings" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning: QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" {  } {  } 1 0 "QSF: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF'" 0 0 "" 0 -1}
{ "Critical Warning" "0" "" "Critical Warning:      In SDC, create_generated_clock auto-generates clock latency" {  } {  } 1 0 "     In SDC, create_generated_clock auto-generates clock latency" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: derive_pll_clocks -use_tan_name" {  } {  } 1 0 "derive_pll_clocks -use_tan_name" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clocks" {  } {  } 0 0 "** Translating Clocks" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 41 clock(s) in Timing Netlist" {  } {  } 0 0 "Found 41 clock(s) in Timing Netlist" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: create_clock -period \"16.000 ns\" \\" {  } {  } 1 0 "create_clock -period \"16.000 ns\" \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:              -name \{GLB1\} \{GLB1\}" {  } {  } 1 0 "             -name \{GLB1\} \{GLB1\}" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: create_clock -period \"18.832 ns\" \\" {  } {  } 1 0 "create_clock -period \"18.832 ns\" \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:              -name \{GIN\[0\]\} \{GIN\[0\]\}" {  } {  } 1 0 "             -name \{GIN\[0\]\} \{GIN\[0\]\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Latency assignments" {  } {  } 0 0 "** Translating Clock Latency assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Clock Uncertainty assignments" {  } {  } 0 0 "** Translating Clock Uncertainty assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating MultiCycle assignments" {  } {  } 0 0 "** Translating MultiCycle assignments" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -setup -from \[get_keepers \{*RLCLK*\}\] -to \[get_keepers *\] 4" {  } {  } 1 0 "set_multicycle_path -end -setup -from \[get_keepers \{*RLCLK*\}\] -to \[get_keepers *\] 4" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -hold -from \[get_keepers \{*RLCLK*\}\] -to \[get_keepers *\] 3" {  } {  } 1 0 "set_multicycle_path -end -hold -from \[get_keepers \{*RLCLK*\}\] -to \[get_keepers *\] 3" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -setup -from \[get_keepers \{coin_reference:inst2\|SCRATCH\[*\}\] -to \[get_keepers *\] 4" {  } {  } 1 0 "set_multicycle_path -end -setup -from \[get_keepers \{coin_reference:inst2\|SCRATCH\[*\}\] -to \[get_keepers *\] 4" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -hold -from \[get_keepers \{coin_reference:inst2\|SCRATCH\[*\}\] -to \[get_keepers *\] 3" {  } {  } 1 0 "set_multicycle_path -end -hold -from \[get_keepers \{coin_reference:inst2\|SCRATCH\[*\}\] -to \[get_keepers *\] 3" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -setup -from \[get_keepers \{*MCL*\}\] -to \[get_keepers *\] 4" {  } {  } 1 0 "set_multicycle_path -end -setup -from \[get_keepers \{*MCL*\}\] -to \[get_keepers *\] 4" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_multicycle_path -end -hold -from \[get_keepers \{*MCL*\}\] -to \[get_keepers *\] 3" {  } {  } 1 0 "set_multicycle_path -end -hold -from \[get_keepers \{*MCL*\}\] -to \[get_keepers *\] 3" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Cut assignments" {  } {  } 0 0 "** Translating Cut assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Input/Output Delay assignments" {  } {  } 0 0 "** Translating Input/Output Delay assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tpd assignments" {  } {  } 0 0 "** Translating Tpd assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Setup/Hold Relationship assignments" {  } {  } 0 0 "** Translating Setup/Hold Relationship assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Translating Tsu/Th/Tco/Min Tco assignments" {  } {  } 0 0 "** Translating Tsu/Th/Tco/Min Tco assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Translating HDL based assignments" {  } {  } 0 0 "#** Translating HDL based assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ** Generating set_clock_group to match TAN behavior" {  } {  } 0 0 "** Generating set_clock_group to match TAN behavior" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found 2 clock groups" {  } {  } 0 0 "Found 2 clock groups" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: set_clock_groups -asynchronous \\" {  } {  } 1 0 "set_clock_groups -asynchronous \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: Group 1" {  } {  } 1 0 "Group 1" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:    Clock: GLB1" {  } {  } 1 0 "   Clock: GLB1" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                  -group \{ \\" {  } {  } 1 0 "                 -group \{ \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                        GLB1 \\" {  } {  } 1 0 "                       GLB1 \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                         \} \\" {  } {  } 1 0 "                        \} \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info: Group 2" {  } {  } 1 0 "Group 2" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:    Clock: altpll0:inst7\|altpll:altpll_component\|_clk0" {  } {  } 1 0 "   Clock: altpll0:inst7\|altpll:altpll_component\|_clk0" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:    Clock: altpll0:inst7\|altpll:altpll_component\|_clk1" {  } {  } 1 0 "   Clock: altpll0:inst7\|altpll:altpll_component\|_clk1" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:    Clock: GIN\[0\]" {  } {  } 1 0 "   Clock: GIN\[0\]" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                  -group \{ \\" {  } {  } 1 0 "                 -group \{ \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                        altpll0:inst7\|altpll:altpll_component\|_clk0 \\" {  } {  } 1 0 "                       altpll0:inst7\|altpll:altpll_component\|_clk0 \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                        altpll0:inst7\|altpll:altpll_component\|_clk1 \\" {  } {  } 1 0 "                       altpll0:inst7\|altpll:altpll_component\|_clk1 \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                        GIN\[0\] \\" {  } {  } 1 0 "                       GIN\[0\] \\" 0 0 "" 0 -1}
{ "Extra Info" "0" "" "Extra Info:                         \} \\" {  } {  } 1 0 "                        \} \\" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: #** Checking for unsupported assignments" {  } {  } 0 0 "#** Checking for unsupported assignments" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated SeaQuestTrig1.sdc" {  } {  } 0 0 "Generated SeaQuestTrig1.sdc" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: --------------------------------------------------------" {  } {  } 0 0 "--------------------------------------------------------" 0 0 "" 0 -1}
