# Reading pref.tcl
# do {C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/a/a.mdo}
# Loading project a
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/I2C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity I2C
# -- Compiling architecture I2C of I2C
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/writePage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity writePage
# -- Compiling architecture writePage of writePage
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/write8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity write8bit
# -- Compiling architecture write8bit of write8bit
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_RX
# -- Compiling architecture RTL of UART_RX
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/UART_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART_TX
# -- Compiling architecture RTL of UART_TX
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/Int_Osc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Int_Osc
# -- Compiling architecture Int_Osc_arch of Int_Osc
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:49:01 on May 06,2025
# vcom -reportprogress 300 -work work C:/Users/Szabo Ferenc/Documents/FPGA Projects/UART_Loopback/Main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Main
# -- Compiling architecture RTL of Main
# End time: 09:49:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 Main 
# Start time: 09:49:02 on May 06,2025
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(rtl)
# Loading work.int_osc(int_osc_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading machxo2.osch(v)
# Loading work.uart_tx(rtl)
# Loading work.uart_rx(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.write8bit(write8bit)
# Loading work.writepage(writepage)
# Loading work.i2c(i2c)
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint sim:/main/U6/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/main/DataFromRx 01000101 0
force -freeze sim:/main/i2c_RH_length 4 0
force -freeze sim:/main/i2c_RW_length 5 0
force -freeze sim:/main/RXDR 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/main/DataFromRx x42 0
# Value length (3) does not equal array index length (8).
# ** UI-Msg: (vsim-4011) Invalid force value: x42 0.
# 
force -freeze sim:/main/DataFromRx 01000010 0
force -freeze sim:/main/spi_RW_length 6 0
add wave -position insertpoint sim:/main/U5/*
run
run
run
# End time: 19:14:39 on May 06,2025, Elapsed time: 9:25:37
# Errors: 0, Warnings: 1
