Time resolution is 1 ps
$finish called at time : 35 ns : File "D:/verilog/T_Flipflop/T_Flipflop.srcs/sim_1/new/tff_tb.v" Line 54
