{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    output logic [3:0] q\n);\n\n    // Initial state for simulation\n    initial begin\n        q = 4'b0000;\n    end\n\n    // Sequential logic for counter with synchronous reset\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;\n        end else begin\n            q <= q + 1'b1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}