C:\lscc\iCEcube2.2017.08\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synlog\report\Clocked_Logic_premap.xml  -oedif  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.edf  -conchk_prepass  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_cck.rpt   -autoconstraint  -freq 1.000   -tcl  C:\git\FPGA\Go_Board_Clock_Constraint.sdc  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_prem.srd  -qsap  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.sap  -devicelib  C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v  -ologparam  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\syntmp\Clocked_Logic.plg  -osyn  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_prem.srd  -prjdir  C:\git\FPGA\Clocked_Logic\  -prjname  Clocked_Logic_syn  -log  C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synlog\Clocked_Logic_premap.srr 
rc:0 success:1 runtime:2
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.edf|io:o|time:0|size:0|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic_cck.rpt|io:o|time:1534404800|size:2149|exec:0
file:C:\git\FPGA\Go_Board_Clock_Constraint.sdc|io:i|time:1534308402|size:356|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_mult.srs|io:i|time:1534404798|size:2009|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_prem.srd|io:o|time:1534404800|size:4164|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.sap|io:o|time:1534404800|size:570|exec:0
file:C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v|io:i|time:1534283734|size:224837|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\syntmp\Clocked_Logic.plg|io:o|time:1534404799|size:0|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_prem.srd|io:o|time:1534404800|size:4164|exec:0
file:C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synlog\Clocked_Logic_premap.srr|io:o|time:1534404800|size:3098|exec:0
file:C:\lscc\iCEcube2.2017.08\synpbase\bin\m_generic.exe|io:i|time:1534283723|size:17853440|exec:1
file:C:\lscc\iCEcube2.2017.08\synpbase\bin64\m_generic.exe|io:i|time:1534283728|size:32355840|exec:1
