{
  "family": "psoc63",
  "architecture": "arm-cortex-m4f",
  "vendor": "Cypress Semiconductor",
  "mcus": {
    "psoc63": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "PERI": {
          "instances": [
            {
              "name": "PERI",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "CLOCK_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control"
            },
            "SL_CTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Slave control"
            },
            "TIMEOUT_CTL": {
              "offset": "0x24",
              "size": 32,
              "description": "Timeout control"
            },
            "DIV_CMD": {
              "offset": "0x400",
              "size": 32,
              "description": "Divider command register"
            },
            "DIV_8_CTL[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Divider control register (for 8.0 divider)"
            },
            "DIV_16_CTL[%s]": {
              "offset": "0x900",
              "size": 32,
              "description": "Divider control register (for 16.0 divider)"
            },
            "DIV_16_5_CTL[%s]": {
              "offset": "0xA00",
              "size": 32,
              "description": "Divider control register (for 16.5 divider)"
            },
            "DIV_24_5_CTL[%s]": {
              "offset": "0xB00",
              "size": 32,
              "description": "Divider control register (for 24.5 divider)"
            },
            "CLOCK_CTL[%s]": {
              "offset": "0xC00",
              "size": 32,
              "description": "Clock control register"
            },
            "TR_CMD": {
              "offset": "0x1000",
              "size": 32,
              "description": "Trigger command register"
            },
            "TR_OUT_CTL[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Trigger control register"
            },
            "ADDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "PPU region address 0 (slave structure)"
            },
            "ATT0": {
              "offset": "0x04",
              "size": 32,
              "description": "PPU region attributes 0 (slave structure)"
            },
            "ADDR1": {
              "offset": "0x20",
              "size": 32,
              "description": "PPU region address 1 (master structure)"
            },
            "ATT1": {
              "offset": "0x24",
              "size": 32,
              "description": "PPU region attributes 1 (master structure)"
            }
          }
        },
        "CPUSS": {
          "instances": [
            {
              "name": "CPUSS",
              "base": "0x40210000",
              "irq": 0
            }
          ],
          "registers": {
            "CM0_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "CM0+ control"
            },
            "CM0_STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "CM0+ status"
            },
            "CM0_CLOCK_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "CM0+ clock control"
            },
            "CM0_INT_CTL0": {
              "offset": "0x20",
              "size": 32,
              "description": "CM0+ interrupt control 0"
            },
            "CM0_INT_CTL1": {
              "offset": "0x24",
              "size": 32,
              "description": "CM0+ interrupt control 1"
            },
            "CM0_INT_CTL2": {
              "offset": "0x28",
              "size": 32,
              "description": "CM0+ interrupt control 2"
            },
            "CM0_INT_CTL3": {
              "offset": "0x2C",
              "size": 32,
              "description": "CM0+ interrupt control 3"
            },
            "CM0_INT_CTL4": {
              "offset": "0x30",
              "size": 32,
              "description": "CM0+ interrupt control 4"
            },
            "CM0_INT_CTL5": {
              "offset": "0x34",
              "size": 32,
              "description": "CM0+ interrupt control 5"
            },
            "CM0_INT_CTL6": {
              "offset": "0x38",
              "size": 32,
              "description": "CM0+ interrupt control 6"
            },
            "CM0_INT_CTL7": {
              "offset": "0x3C",
              "size": 32,
              "description": "CM0+ interrupt control 7"
            },
            "CM4_PWR_CTL": {
              "offset": "0x80",
              "size": 32,
              "description": "CM4 power control"
            },
            "CM4_PWR_DELAY_CTL": {
              "offset": "0x84",
              "size": 32,
              "description": "CM4 power control"
            },
            "CM4_STATUS": {
              "offset": "0x88",
              "size": 32,
              "description": "CM4 status"
            },
            "CM4_CLOCK_CTL": {
              "offset": "0x90",
              "size": 32,
              "description": "CM4 clock control"
            },
            "CM4_NMI_CTL": {
              "offset": "0xA0",
              "size": 32,
              "description": "CM4 NMI control"
            },
            "RAM0_CTL0": {
              "offset": "0x100",
              "size": 32,
              "description": "RAM 0 control 0"
            },
            "RAM0_PWR_MACRO_CTL[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "RAM 0 power control"
            },
            "RAM1_CTL0": {
              "offset": "0x180",
              "size": 32,
              "description": "RAM 1 control 0"
            },
            "RAM1_PWR_CTL": {
              "offset": "0x190",
              "size": 32,
              "description": "RAM1 power control"
            },
            "RAM2_CTL0": {
              "offset": "0x1A0",
              "size": 32,
              "description": "RAM 2 control 0"
            },
            "RAM2_PWR_CTL": {
              "offset": "0x1B0",
              "size": 32,
              "description": "RAM2 power control"
            },
            "RAM_PWR_DELAY_CTL": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Power up delay used for all SRAM power domains"
            },
            "ROM_CTL": {
              "offset": "0x1D0",
              "size": 32,
              "description": "ROM control"
            },
            "UDB_PWR_CTL": {
              "offset": "0x1F0",
              "size": 32,
              "description": "UDB power control"
            },
            "UDB_PWR_DELAY_CTL": {
              "offset": "0x1F4",
              "size": 32,
              "description": "UDB power control"
            },
            "DP_STATUS": {
              "offset": "0x208",
              "size": 32,
              "description": "Debug port status"
            },
            "BUFF_CTL": {
              "offset": "0x220",
              "size": 32,
              "description": "Buffer control"
            },
            "DDFT_CTL": {
              "offset": "0x230",
              "size": 32,
              "description": "DDFT control"
            },
            "SYSTICK_CTL": {
              "offset": "0x240",
              "size": 32,
              "description": "SysTick timer control"
            },
            "CM0_VECTOR_TABLE_BASE": {
              "offset": "0x2B0",
              "size": 32,
              "description": "CM0+ vector table base"
            },
            "CM4_VECTOR_TABLE_BASE": {
              "offset": "0x2C0",
              "size": 32,
              "description": "CM4 vector table base"
            },
            "CM0_PC0_HANDLER": {
              "offset": "0x320",
              "size": 32,
              "description": "CM0+ protection context 0 handler"
            },
            "IDENTITY": {
              "offset": "0x400",
              "size": 32,
              "description": "Identity"
            },
            "PROTECTION": {
              "offset": "0x500",
              "size": 32,
              "description": "Protection status"
            },
            "CM0_NMI_CTL": {
              "offset": "0x520",
              "size": 32,
              "description": "CM0+ NMI control"
            },
            "MBIST_STAT": {
              "offset": "0x5A0",
              "size": 32,
              "description": "Memory BIST status"
            },
            "TRIM_ROM_CTL": {
              "offset": "0xF000",
              "size": 32,
              "description": "ROM trim control"
            },
            "TRIM_RAM_CTL": {
              "offset": "0xF004",
              "size": 32,
              "description": "RAM trim control"
            }
          }
        },
        "FAULT": {
          "instances": [
            {
              "name": "FAULT",
              "base": "0x40220000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Fault control"
            },
            "STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Fault status"
            },
            "DATA[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Fault data"
            },
            "PENDING0": {
              "offset": "0x40",
              "size": 32,
              "description": "Fault pending 0"
            },
            "PENDING1": {
              "offset": "0x44",
              "size": 32,
              "description": "Fault pending 1"
            },
            "PENDING2": {
              "offset": "0x48",
              "size": 32,
              "description": "Fault pending 2"
            },
            "MASK0": {
              "offset": "0x50",
              "size": 32,
              "description": "Fault mask 0"
            },
            "MASK1": {
              "offset": "0x54",
              "size": 32,
              "description": "Fault mask 1"
            },
            "MASK2": {
              "offset": "0x58",
              "size": 32,
              "description": "Fault mask 2"
            },
            "INTR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Interrupt"
            },
            "INTR_SET": {
              "offset": "0xC4",
              "size": 32,
              "description": "Interrupt set"
            },
            "INTR_MASK": {
              "offset": "0xC8",
              "size": 32,
              "description": "Interrupt mask"
            },
            "INTR_MASKED": {
              "offset": "0xCC",
              "size": 32,
              "description": "Interrupt masked"
            }
          }
        },
        "IPC": {
          "instances": [
            {
              "name": "IPC",
              "base": "0x40230000"
            }
          ],
          "registers": {
            "ACQUIRE": {
              "offset": "0x00",
              "size": 32,
              "description": "IPC acquire"
            },
            "RELEASE": {
              "offset": "0x04",
              "size": 32,
              "description": "IPC release"
            },
            "NOTIFY": {
              "offset": "0x08",
              "size": 32,
              "description": "IPC notification"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "IPC data"
            },
            "LOCK_STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "IPC lock status"
            },
            "INTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt"
            },
            "INTR_SET": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt set"
            },
            "INTR_MASK": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt mask"
            },
            "INTR_MASKED": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt masked"
            }
          }
        },
        "PROT": {
          "instances": [
            {
              "name": "PROT",
              "base": "0x40240000"
            }
          ],
          "registers": {
            "MS0_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Master 0 protection context control"
            },
            "MS1_CTL": {
              "offset": "0x04",
              "size": 32,
              "description": "Master 1 protection context control"
            },
            "MS2_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Master 2 protection context control"
            },
            "MS3_CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Master 3 protection context control"
            },
            "MS4_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Master 4 protection context control"
            },
            "MS5_CTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Master 5 protection context control"
            },
            "MS6_CTL": {
              "offset": "0x18",
              "size": 32,
              "description": "Master 6 protection context control"
            },
            "MS7_CTL": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master 7 protection context control"
            },
            "MS8_CTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Master 8 protection context control"
            },
            "MS9_CTL": {
              "offset": "0x24",
              "size": 32,
              "description": "Master 9 protection context control"
            },
            "MS10_CTL": {
              "offset": "0x28",
              "size": 32,
              "description": "Master 10 protection context control"
            },
            "MS11_CTL": {
              "offset": "0x2C",
              "size": 32,
              "description": "Master 11 protection context control"
            },
            "MS12_CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "Master 12 protection context control"
            },
            "MS13_CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "Master 13 protection context control"
            },
            "MS14_CTL": {
              "offset": "0x38",
              "size": 32,
              "description": "Master 14 protection context control"
            },
            "MS15_CTL": {
              "offset": "0x3C",
              "size": 32,
              "description": "Master 15 protection context control"
            },
            "ADDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "SMPU region address 0 (slave structure)"
            },
            "ATT0": {
              "offset": "0x04",
              "size": 32,
              "description": "SMPU region attributes 0 (slave structure)"
            },
            "ADDR1": {
              "offset": "0x20",
              "size": 32,
              "description": "SMPU region address 1 (master structure)"
            },
            "ATT1": {
              "offset": "0x24",
              "size": 32,
              "description": "SMPU region attributes 1 (master structure)"
            },
            "MS_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Master control"
            },
            "ADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU region address"
            },
            "ATT": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU region attrributes"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASHC",
              "base": "0x40250000"
            }
          ],
          "registers": {
            "FLASH_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "FLASH_PWR_CTL": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash power control"
            },
            "FLASH_CMD": {
              "offset": "0x08",
              "size": 32,
              "description": "Command"
            },
            "BIST_CTL": {
              "offset": "0x100",
              "size": 32,
              "description": "BIST control"
            },
            "BIST_CMD": {
              "offset": "0x104",
              "size": 32,
              "description": "BIST command"
            },
            "BIST_ADDR_START": {
              "offset": "0x108",
              "size": 32,
              "description": "BIST address start register"
            },
            "BIST_DATA[%s]": {
              "offset": "0x10C",
              "size": 32,
              "description": "BIST data register(s)"
            },
            "BIST_DATA_ACT[%s]": {
              "offset": "0x12C",
              "size": 32,
              "description": "BIST data actual register(s)"
            },
            "BIST_DATA_EXP[%s]": {
              "offset": "0x14C",
              "size": 32,
              "description": "BIST data expected register(s)"
            },
            "BIST_ADDR": {
              "offset": "0x16C",
              "size": 32,
              "description": "BIST address register"
            },
            "BIST_STATUS": {
              "offset": "0x170",
              "size": 32,
              "description": "BIST status register"
            },
            "CM0_CA_CTL0": {
              "offset": "0x400",
              "size": 32,
              "description": "CM0+ cache control"
            },
            "CM0_CA_CTL1": {
              "offset": "0x404",
              "size": 32,
              "description": "CM0+ cache control"
            },
            "CM0_CA_CTL2": {
              "offset": "0x408",
              "size": 32,
              "description": "CM0+ cache control"
            },
            "CM0_CA_CMD": {
              "offset": "0x40C",
              "size": 32,
              "description": "CM0+ cache command"
            },
            "CM0_CA_STATUS0": {
              "offset": "0x440",
              "size": 32,
              "description": "CM0+ cache status 0"
            },
            "CM0_CA_STATUS1": {
              "offset": "0x444",
              "size": 32,
              "description": "CM0+ cache status 1"
            },
            "CM0_CA_STATUS2": {
              "offset": "0x448",
              "size": 32,
              "description": "CM0+ cache status 2"
            },
            "CM4_CA_CTL0": {
              "offset": "0x480",
              "size": 32,
              "description": "CM4 cache control"
            },
            "CM4_CA_CTL1": {
              "offset": "0x484",
              "size": 32,
              "description": "CM4 cache control"
            },
            "CM4_CA_CTL2": {
              "offset": "0x488",
              "size": 32,
              "description": "CM4 cache control"
            },
            "CM4_CA_CMD": {
              "offset": "0x48C",
              "size": 32,
              "description": "CM4 cache command"
            },
            "CM4_CA_STATUS0": {
              "offset": "0x4C0",
              "size": 32,
              "description": "CM4 cache status 0"
            },
            "CM4_CA_STATUS1": {
              "offset": "0x4C4",
              "size": 32,
              "description": "CM4 cache status 1"
            },
            "CM4_CA_STATUS2": {
              "offset": "0x4C8",
              "size": 32,
              "description": "CM4 cache status 2"
            },
            "CRYPTO_BUFF_CTL": {
              "offset": "0x500",
              "size": 32,
              "description": "Cryptography buffer control"
            },
            "CRYPTO_BUFF_CMD": {
              "offset": "0x508",
              "size": 32,
              "description": "Cryptography buffer command"
            },
            "DW0_BUFF_CTL": {
              "offset": "0x580",
              "size": 32,
              "description": "Datawire 0 buffer control"
            },
            "DW0_BUFF_CMD": {
              "offset": "0x588",
              "size": 32,
              "description": "Datawire 0 buffer command"
            },
            "DW1_BUFF_CTL": {
              "offset": "0x600",
              "size": 32,
              "description": "Datawire 1 buffer control"
            },
            "DW1_BUFF_CMD": {
              "offset": "0x608",
              "size": 32,
              "description": "Datawire 1 buffer command"
            },
            "DAP_BUFF_CTL": {
              "offset": "0x680",
              "size": 32,
              "description": "Debug access port buffer control"
            },
            "DAP_BUFF_CMD": {
              "offset": "0x688",
              "size": 32,
              "description": "Debug access port buffer command"
            },
            "EXT_MS0_BUFF_CTL": {
              "offset": "0x700",
              "size": 32,
              "description": "External master 0 buffer control"
            },
            "EXT_MS0_BUFF_CMD": {
              "offset": "0x708",
              "size": 32,
              "description": "External master 0 buffer command"
            },
            "EXT_MS1_BUFF_CTL": {
              "offset": "0x780",
              "size": 32,
              "description": "External master 1 buffer control"
            },
            "EXT_MS1_BUFF_CMD": {
              "offset": "0x788",
              "size": 32,
              "description": "External master 1 buffer command"
            },
            "FM_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash macro control"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Status"
            },
            "FM_ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash macro  address"
            },
            "GEOMETRY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Regular flash geometry"
            },
            "GEOMETRY_SUPERVISORY": {
              "offset": "0x10",
              "size": 32,
              "description": "Supervisory flash geometry"
            },
            "TIMER_CTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Timer control"
            },
            "ANA_CTL0": {
              "offset": "0x18",
              "size": 32,
              "description": "Analog control 0"
            },
            "ANA_CTL1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Analog control 1"
            },
            "GEOMETRY_GEN": {
              "offset": "0x20",
              "size": 32,
              "description": "N/A, DNU"
            },
            "TEST_CTL": {
              "offset": "0x24",
              "size": 32,
              "description": "Test mode control"
            },
            "WAIT_CTL": {
              "offset": "0x28",
              "size": 32,
              "description": "Wiat State control"
            },
            "MONITOR_STATUS": {
              "offset": "0x2C",
              "size": 32,
              "description": "Monitor Status"
            },
            "SCRATCH_CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "Scratch Control"
            },
            "HV_CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "High voltage control"
            },
            "ACLK_CTL": {
              "offset": "0x38",
              "size": 32,
              "description": "Aclk control"
            },
            "INTR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt"
            },
            "INTR_SET": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt set"
            },
            "INTR_MASK": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt mask"
            },
            "INTR_MASKED": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt masked"
            },
            "FM_HV_DATA_ALL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Flash macro high Voltage page latches data (for all page latches)"
            },
            "CAL_CTL0": {
              "offset": "0x50",
              "size": 32,
              "description": "Cal control BG LO trim bits"
            },
            "CAL_CTL1": {
              "offset": "0x54",
              "size": 32,
              "description": "Cal control  BG HI trim bits"
            },
            "CAL_CTL2": {
              "offset": "0x58",
              "size": 32,
              "description": "Cal control BG LO&HI ipref trim, ref sel, fm_active, turbo_ext"
            },
            "CAL_CTL3": {
              "offset": "0x5C",
              "size": 32,
              "description": "Cal control osc trim bits, idac, sdac, itim, bdac."
            },
            "BOOKMARK": {
              "offset": "0x60",
              "size": 32,
              "description": "Bookmark register - keeps the current FW HV seq"
            },
            "RED_CTL01": {
              "offset": "0x80",
              "size": 32,
              "description": "Redundancy Control normal sectors 0,1"
            },
            "RED_CTL23": {
              "offset": "0x84",
              "size": 32,
              "description": "Redundancy Controll normal sectors 2,3"
            },
            "RED_CTL45": {
              "offset": "0x88",
              "size": 32,
              "description": "Redundancy Controll normal sectors 4,5"
            },
            "RED_CTL67": {
              "offset": "0x8C",
              "size": 32,
              "description": "Redundancy Controll normal sectors 6,7"
            },
            "RED_CTL_SM01": {
              "offset": "0x90",
              "size": 32,
              "description": "Redundancy Controll special sectors 0,1"
            },
            "TM_CMPR[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Do Not Use"
            },
            "FM_HV_DATA[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Flash macro high Voltage page latches data"
            },
            "FM_MEM_DATA[%s]": {
              "offset": "0xC00",
              "size": 32,
              "description": "Flash macro memory sense amplifier and column decoder data"
            }
          }
        },
        "SRSS": {
          "instances": [
            {
              "name": "SRSS",
              "base": "0x40260000"
            }
          ],
          "registers": {
            "PWR_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Power Mode Control"
            },
            "PWR_HIBERNATE": {
              "offset": "0x04",
              "size": 32,
              "description": "HIBERNATE Mode Register"
            },
            "PWR_LVD_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Low Voltage Detector (LVD) Configuration Register"
            },
            "PWR_BUCK_CTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Buck Control Register"
            },
            "PWR_BUCK_CTL2": {
              "offset": "0x18",
              "size": 32,
              "description": "Buck Control Register 2"
            },
            "PWR_LVD_STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Low Voltage Detector (LVD) Status Register"
            },
            "PWR_HIB_DATA[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "HIBERNATE Data Register"
            },
            "WDT_CTL": {
              "offset": "0x180",
              "size": 32,
              "description": "Watchdog Counter Control Register"
            },
            "WDT_CNT": {
              "offset": "0x184",
              "size": 32,
              "description": "Watchdog Counter Count Register"
            },
            "WDT_MATCH": {
              "offset": "0x188",
              "size": 32,
              "description": "Watchdog Counter Match Register"
            },
            "MCWDT_CNTLOW": {
              "offset": "0x04",
              "size": 32,
              "description": "Multi-Counter Watchdog Sub-counters 0/1"
            },
            "MCWDT_CNTHIGH": {
              "offset": "0x08",
              "size": 32,
              "description": "Multi-Counter Watchdog Sub-counter 2"
            },
            "MCWDT_MATCH": {
              "offset": "0x0C",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Match Register"
            },
            "MCWDT_CONFIG": {
              "offset": "0x10",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Configuration"
            },
            "MCWDT_CTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Control"
            },
            "MCWDT_INTR": {
              "offset": "0x18",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Interrupt Register"
            },
            "MCWDT_INTR_SET": {
              "offset": "0x1C",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Interrupt Set Register"
            },
            "MCWDT_INTR_MASK": {
              "offset": "0x20",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Interrupt Mask Register"
            },
            "MCWDT_INTR_MASKED": {
              "offset": "0x24",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Interrupt Masked Register"
            },
            "MCWDT_LOCK": {
              "offset": "0x28",
              "size": 32,
              "description": "Multi-Counter Watchdog Counter Lock Register"
            },
            "CLK_DSI_SELECT[%s]": {
              "offset": "0x300",
              "size": 32,
              "description": "Clock DSI Select Register"
            },
            "CLK_PATH_SELECT[%s]": {
              "offset": "0x340",
              "size": 32,
              "description": "Clock Path Select Register"
            },
            "CLK_ROOT_SELECT[%s]": {
              "offset": "0x380",
              "size": 32,
              "description": "Clock Root Select Register"
            },
            "CLK_SELECT": {
              "offset": "0x500",
              "size": 32,
              "description": "Clock selection register"
            },
            "CLK_TIMER_CTL": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer Clock Control Register"
            },
            "CLK_ILO_CONFIG": {
              "offset": "0x50C",
              "size": 32,
              "description": "ILO Configuration"
            },
            "CLK_IMO_CONFIG": {
              "offset": "0x510",
              "size": 32,
              "description": "IMO Configuration"
            },
            "CLK_OUTPUT_FAST": {
              "offset": "0x514",
              "size": 32,
              "description": "Fast Clock Output Select Register"
            },
            "CLK_OUTPUT_SLOW": {
              "offset": "0x518",
              "size": 32,
              "description": "Slow Clock Output Select Register"
            },
            "CLK_CAL_CNT1": {
              "offset": "0x51C",
              "size": 32,
              "description": "Clock Calibration Counter 1"
            },
            "CLK_CAL_CNT2": {
              "offset": "0x520",
              "size": 32,
              "description": "Clock Calibration Counter 2"
            },
            "CLK_ECO_CONFIG": {
              "offset": "0x52C",
              "size": 32,
              "description": "ECO Configuration Register"
            },
            "CLK_ECO_STATUS": {
              "offset": "0x530",
              "size": 32,
              "description": "ECO Status Register"
            },
            "CLK_PILO_CONFIG": {
              "offset": "0x53C",
              "size": 32,
              "description": "Precision ILO Configuration Register"
            },
            "CLK_FLL_CONFIG": {
              "offset": "0x580",
              "size": 32,
              "description": "FLL Configuration Register"
            },
            "CLK_FLL_CONFIG2": {
              "offset": "0x584",
              "size": 32,
              "description": "FLL Configuration Register 2"
            },
            "CLK_FLL_CONFIG3": {
              "offset": "0x588",
              "size": 32,
              "description": "FLL Configuration Register 3"
            },
            "CLK_FLL_CONFIG4": {
              "offset": "0x58C",
              "size": 32,
              "description": "FLL Configuration Register 4"
            },
            "CLK_FLL_STATUS": {
              "offset": "0x590",
              "size": 32,
              "description": "FLL Status Register"
            },
            "CLK_PLL_CONFIG[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "PLL Configuration Register"
            },
            "CLK_PLL_STATUS[%s]": {
              "offset": "0x640",
              "size": 32,
              "description": "PLL Status Register"
            },
            "SRSS_INTR": {
              "offset": "0x700",
              "size": 32,
              "description": "SRSS Interrupt Register"
            },
            "SRSS_INTR_SET": {
              "offset": "0x704",
              "size": 32,
              "description": "SRSS Interrupt Set Register"
            },
            "SRSS_INTR_MASK": {
              "offset": "0x708",
              "size": 32,
              "description": "SRSS Interrupt Mask Register"
            },
            "SRSS_INTR_MASKED": {
              "offset": "0x70C",
              "size": 32,
              "description": "SRSS Interrupt Masked Register"
            },
            "SRSS_INTR_CFG": {
              "offset": "0x710",
              "size": 32,
              "description": "SRSS Interrupt Configuration Register"
            },
            "RES_CAUSE": {
              "offset": "0x800",
              "size": 32,
              "description": "Reset Cause Observation Register"
            },
            "RES_CAUSE2": {
              "offset": "0x804",
              "size": 32,
              "description": "Reset Cause Observation Register 2"
            },
            "PWR_TRIM_REF_CTL": {
              "offset": "0x7F00",
              "size": 32,
              "description": "Reference Trim Register"
            },
            "PWR_TRIM_BODOVP_CTL": {
              "offset": "0x7F04",
              "size": 32,
              "description": "BOD/OVP Trim Register"
            },
            "CLK_TRIM_CCO_CTL": {
              "offset": "0x7F08",
              "size": 32,
              "description": "CCO Trim Register"
            },
            "CLK_TRIM_CCO_CTL2": {
              "offset": "0x7F0C",
              "size": 32,
              "description": "CCO Trim Register 2"
            },
            "PWR_TRIM_WAKE_CTL": {
              "offset": "0x7F30",
              "size": 32,
              "description": "Wakeup Trim Register"
            },
            "PWR_TRIM_LVD_CTL": {
              "offset": "0xFF10",
              "size": 32,
              "description": "LVD Trim Register"
            },
            "CLK_TRIM_ILO_CTL": {
              "offset": "0xFF18",
              "size": 32,
              "description": "ILO Trim Register"
            },
            "PWR_TRIM_PWRSYS_CTL": {
              "offset": "0xFF1C",
              "size": 32,
              "description": "Power System Trim Register"
            },
            "CLK_TRIM_ECO_CTL": {
              "offset": "0xFF20",
              "size": 32,
              "description": "ECO Trim Register"
            },
            "CLK_TRIM_PILO_CTL": {
              "offset": "0xFF24",
              "size": 32,
              "description": "PILO Trim Register"
            },
            "CLK_TRIM_PILO_CTL2": {
              "offset": "0xFF28",
              "size": 32,
              "description": "PILO Trim Register 2"
            },
            "CLK_TRIM_PILO_CTL3": {
              "offset": "0xFF2C",
              "size": 32,
              "description": "PILO Trim Register 3"
            }
          }
        },
        "BACKUP": {
          "instances": [
            {
              "name": "BACKUP",
              "base": "0x40270000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "RTC_RW": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Read Write register"
            },
            "CAL_CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Oscillator calibration for absolute frequency"
            },
            "STATUS": {
              "offset": "0x10",
              "size": 32,
              "description": "Status"
            },
            "RTC_TIME": {
              "offset": "0x14",
              "size": 32,
              "description": "Calendar Seconds, Minutes, Hours, Day of Week"
            },
            "RTC_DATE": {
              "offset": "0x18",
              "size": 32,
              "description": "Calendar Day of Month, Month,  Year"
            },
            "ALM1_TIME": {
              "offset": "0x1C",
              "size": 32,
              "description": "Alarm 1 Seconds, Minute, Hours, Day of Week"
            },
            "ALM1_DATE": {
              "offset": "0x20",
              "size": 32,
              "description": "Alarm 1 Day of Month, Month"
            },
            "ALM2_TIME": {
              "offset": "0x24",
              "size": 32,
              "description": "Alarm 2 Seconds, Minute, Hours, Day of Week"
            },
            "ALM2_DATE": {
              "offset": "0x28",
              "size": 32,
              "description": "Alarm 2 Day of Month, Month"
            },
            "INTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt request register"
            },
            "INTR_SET": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt set request register"
            },
            "INTR_MASK": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt masked request register"
            },
            "OSCCNT": {
              "offset": "0x3C",
              "size": 32,
              "description": "32kHz oscillator counter"
            },
            "TICKS": {
              "offset": "0x40",
              "size": 32,
              "description": "128Hz tick counter"
            },
            "PMIC_CTL": {
              "offset": "0x44",
              "size": 32,
              "description": "PMIC control register"
            },
            "RESET": {
              "offset": "0x48",
              "size": 32,
              "description": "Backup reset register"
            },
            "BREG[%s]": {
              "offset": "0x1000",
              "size": 32,
              "description": "Backup register region"
            },
            "TRIM": {
              "offset": "0xFF00",
              "size": 32,
              "description": "Trim Register"
            }
          }
        },
        "DW0": {
          "instances": [
            {
              "name": "DW0",
              "base": "0x40280000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Status"
            },
            "PENDING": {
              "offset": "0x08",
              "size": 32,
              "description": "Pending channels"
            },
            "STATUS_INTR": {
              "offset": "0x10",
              "size": 32,
              "description": "System interrupt control"
            },
            "STATUS_INTR_MASKED": {
              "offset": "0x14",
              "size": 32,
              "description": "Status of interrupts masked"
            },
            "ACT_DESCR_CTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Active descriptor control"
            },
            "ACT_DESCR_SRC": {
              "offset": "0x24",
              "size": 32,
              "description": "Active descriptor source"
            },
            "ACT_DESCR_DST": {
              "offset": "0x28",
              "size": 32,
              "description": "Active descriptor destination"
            },
            "ACT_DESCR_X_CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "Active descriptor X loop control"
            },
            "ACT_DESCR_Y_CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "Active descriptor Y loop control"
            },
            "ACT_DESCR_NEXT_PTR": {
              "offset": "0x38",
              "size": 32,
              "description": "Active descriptor next pointer"
            },
            "ACT_SRC": {
              "offset": "0x40",
              "size": 32,
              "description": "Active source"
            },
            "ACT_DST": {
              "offset": "0x44",
              "size": 32,
              "description": "Active destination"
            },
            "CH_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel control"
            },
            "CH_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel status"
            },
            "CH_IDX": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel current indices"
            },
            "CH_CURR_PTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel current descriptor pointer"
            },
            "INTR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt"
            },
            "INTR_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt set"
            },
            "INTR_MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt mask"
            },
            "INTR_MASKED": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt masked"
            }
          }
        },
        "DW1": {
          "instances": [
            {
              "name": "DW1",
              "base": "0x40281000"
            }
          ],
          "registers": {}
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x402C0000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "CMD": {
              "offset": "0x10",
              "size": 32,
              "description": "Command"
            },
            "SEQ_DEFAULT": {
              "offset": "0x20",
              "size": 32,
              "description": "Sequencer Default value"
            },
            "SEQ_READ_CTL_0": {
              "offset": "0x40",
              "size": 32,
              "description": "Sequencer read control 0"
            },
            "SEQ_READ_CTL_1": {
              "offset": "0x44",
              "size": 32,
              "description": "Sequencer read control 1"
            },
            "SEQ_READ_CTL_2": {
              "offset": "0x48",
              "size": 32,
              "description": "Sequencer read control 2"
            },
            "SEQ_READ_CTL_3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Sequencer read control 3"
            },
            "SEQ_READ_CTL_4": {
              "offset": "0x50",
              "size": 32,
              "description": "Sequencer read control 4"
            },
            "SEQ_READ_CTL_5": {
              "offset": "0x54",
              "size": 32,
              "description": "Sequencer read control 5"
            },
            "SEQ_PROGRAM_CTL_0": {
              "offset": "0x60",
              "size": 32,
              "description": "Sequencer program control 0"
            },
            "SEQ_PROGRAM_CTL_1": {
              "offset": "0x64",
              "size": 32,
              "description": "Sequencer program control 1"
            },
            "SEQ_PROGRAM_CTL_2": {
              "offset": "0x68",
              "size": 32,
              "description": "Sequencer program control 2"
            },
            "SEQ_PROGRAM_CTL_3": {
              "offset": "0x6C",
              "size": 32,
              "description": "Sequencer program control 3"
            },
            "SEQ_PROGRAM_CTL_4": {
              "offset": "0x70",
              "size": 32,
              "description": "Sequencer program control 4"
            },
            "SEQ_PROGRAM_CTL_5": {
              "offset": "0x74",
              "size": 32,
              "description": "Sequencer program control 5"
            }
          }
        },
        "PROFILE": {
          "instances": [
            {
              "name": "PROFILE",
              "base": "0x402D0000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Profile counter configuration"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Profile status"
            },
            "CMD": {
              "offset": "0x10",
              "size": 32,
              "description": "Profile command"
            },
            "INTR": {
              "offset": "0x7C0",
              "size": 32,
              "description": "Profile interrupt"
            },
            "INTR_SET": {
              "offset": "0x7C4",
              "size": 32,
              "description": "Profile interrupt set"
            },
            "INTR_MASK": {
              "offset": "0x7C8",
              "size": 32,
              "description": "Profile interrupt mask"
            },
            "INTR_MASKED": {
              "offset": "0x7CC",
              "size": 32,
              "description": "Profile interrupt masked"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Profile counter value"
            }
          }
        },
        "HSIOM": {
          "instances": [
            {
              "name": "HSIOM",
              "base": "0x40310000"
            }
          ],
          "registers": {
            "PORT_SEL0": {
              "offset": "0x00",
              "size": 32,
              "description": "Port selection 0"
            },
            "PORT_SEL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Port selection 1"
            },
            "AMUX_SPLIT_CTL[%s]": {
              "offset": "0x2000",
              "size": 32,
              "description": "AMUX splitter cell control"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x40320000"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x00",
              "size": 32,
              "description": "Port output data register"
            },
            "OUT_CLR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port output data set register"
            },
            "OUT_SET": {
              "offset": "0x08",
              "size": 32,
              "description": "Port output data clear register"
            },
            "OUT_INV": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port output data invert register"
            },
            "IN": {
              "offset": "0x10",
              "size": 32,
              "description": "Port input state register"
            },
            "INTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port interrupt status register"
            },
            "INTR_MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "Port interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0x1C",
              "size": 32,
              "description": "Port interrupt masked status register"
            },
            "INTR_SET": {
              "offset": "0x20",
              "size": 32,
              "description": "Port interrupt set register"
            },
            "INTR_CFG": {
              "offset": "0x24",
              "size": 32,
              "description": "Port interrupt configuration register"
            },
            "CFG": {
              "offset": "0x28",
              "size": 32,
              "description": "Port configuration register"
            },
            "CFG_IN": {
              "offset": "0x2C",
              "size": 32,
              "description": "Port input buffer configuration register"
            },
            "CFG_OUT": {
              "offset": "0x30",
              "size": 32,
              "description": "Port output buffer configuration register"
            },
            "CFG_SIO": {
              "offset": "0x34",
              "size": 32,
              "description": "Port SIO configuration register"
            },
            "CFG_IN_GPIO5V": {
              "offset": "0x3C",
              "size": 32,
              "description": "Port GPIO5V input buffer configuration register"
            },
            "INTR_CAUSE0": {
              "offset": "0x4000",
              "size": 32,
              "description": "Interrupt port cause register 0"
            },
            "INTR_CAUSE1": {
              "offset": "0x4004",
              "size": 32,
              "description": "Interrupt port cause register 1"
            },
            "INTR_CAUSE2": {
              "offset": "0x4008",
              "size": 32,
              "description": "Interrupt port cause register 2"
            },
            "INTR_CAUSE3": {
              "offset": "0x400C",
              "size": 32,
              "description": "Interrupt port cause register 3"
            },
            "VDD_ACTIVE": {
              "offset": "0x4010",
              "size": 32,
              "description": "Extern power supply detection register"
            },
            "VDD_INTR": {
              "offset": "0x4014",
              "size": 32,
              "description": "Supply detection interrupt register"
            },
            "VDD_INTR_MASK": {
              "offset": "0x4018",
              "size": 32,
              "description": "Supply detection interrupt mask register"
            },
            "VDD_INTR_MASKED": {
              "offset": "0x401C",
              "size": 32,
              "description": "Supply detection interrupt masked register"
            },
            "VDD_INTR_SET": {
              "offset": "0x4020",
              "size": 32,
              "description": "Supply detection interrupt set register"
            }
          }
        },
        "SMARTIO": {
          "instances": [
            {
              "name": "SMARTIO",
              "base": "0x40330000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "SYNC_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Synchronization control register"
            },
            "LUT_SEL[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "LUT component input selection"
            },
            "LUT_CTL[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "LUT component control register"
            },
            "DU_SEL": {
              "offset": "0xC0",
              "size": 32,
              "description": "Data unit component input selection"
            },
            "DU_CTL": {
              "offset": "0xC4",
              "size": 32,
              "description": "Data unit component control register"
            },
            "DATA": {
              "offset": "0xF0",
              "size": 32,
              "description": "Data register"
            }
          }
        },
        "LPCOMP": {
          "instances": [
            {
              "name": "LPCOMP",
              "base": "0x40350000"
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "LPCOMP Configuration Register"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "LPCOMP Status Register"
            },
            "INTR": {
              "offset": "0x10",
              "size": 32,
              "description": "LPCOMP Interrupt request register"
            },
            "INTR_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "LPCOMP Interrupt set register"
            },
            "INTR_MASK": {
              "offset": "0x18",
              "size": 32,
              "description": "LPCOMP Interrupt request mask"
            },
            "INTR_MASKED": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPCOMP Interrupt request masked"
            },
            "CMP0_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "Comparator 0 control Register"
            },
            "CMP0_SW": {
              "offset": "0x50",
              "size": 32,
              "description": "Comparator 0 switch control"
            },
            "CMP0_SW_CLEAR": {
              "offset": "0x54",
              "size": 32,
              "description": "Comparator 0 switch control clear"
            },
            "CMP1_CTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Comparator 1 control Register"
            },
            "CMP1_SW": {
              "offset": "0x90",
              "size": 32,
              "description": "Comparator 1 switch control"
            },
            "CMP1_SW_CLEAR": {
              "offset": "0x94",
              "size": 32,
              "description": "Comparator 1 switch control clear"
            }
          }
        },
        "CSD0": {
          "instances": [
            {
              "name": "CSD0",
              "base": "0x40360000"
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration and Control"
            },
            "SPARE": {
              "offset": "0x04",
              "size": 32,
              "description": "Spare MMIO"
            },
            "STATUS": {
              "offset": "0x80",
              "size": 32,
              "description": "Status Register"
            },
            "STAT_SEQ": {
              "offset": "0x84",
              "size": 32,
              "description": "Current Sequencer status"
            },
            "STAT_CNTS": {
              "offset": "0x88",
              "size": 32,
              "description": "Current status counts"
            },
            "STAT_HCNT": {
              "offset": "0x8C",
              "size": 32,
              "description": "Current count of the HSCMP counter"
            },
            "RESULT_VAL1": {
              "offset": "0xD0",
              "size": 32,
              "description": "Result CSD/CSX accumulation counter value 1"
            },
            "RESULT_VAL2": {
              "offset": "0xD4",
              "size": 32,
              "description": "Result CSX accumulation counter value 2"
            },
            "ADC_RES": {
              "offset": "0xE0",
              "size": 32,
              "description": "ADC measurement"
            },
            "INTR": {
              "offset": "0xF0",
              "size": 32,
              "description": "CSD Interrupt Request Register"
            },
            "INTR_SET": {
              "offset": "0xF4",
              "size": 32,
              "description": "CSD Interrupt set register"
            },
            "INTR_MASK": {
              "offset": "0xF8",
              "size": 32,
              "description": "CSD Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0xFC",
              "size": 32,
              "description": "CSD Interrupt masked register"
            },
            "HSCMP": {
              "offset": "0x180",
              "size": 32,
              "description": "High Speed Comparator configuration"
            },
            "AMBUF": {
              "offset": "0x184",
              "size": 32,
              "description": "Reference Generator configuration"
            },
            "REFGEN": {
              "offset": "0x188",
              "size": 32,
              "description": "Reference Generator configuration"
            },
            "CSDCMP": {
              "offset": "0x18C",
              "size": 32,
              "description": "CSD Comparator configuration"
            },
            "SW_RES": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Switch Resistance configuration"
            },
            "SENSE_PERIOD": {
              "offset": "0x200",
              "size": 32,
              "description": "Sense clock period"
            },
            "SENSE_DUTY": {
              "offset": "0x204",
              "size": 32,
              "description": "Sense clock duty cycle"
            },
            "SW_HS_P_SEL": {
              "offset": "0x280",
              "size": 32,
              "description": "HSCMP Pos input switch Waveform selection"
            },
            "SW_HS_N_SEL": {
              "offset": "0x284",
              "size": 32,
              "description": "HSCMP Neg input switch Waveform selection"
            },
            "SW_SHIELD_SEL": {
              "offset": "0x288",
              "size": 32,
              "description": "Shielding switches Waveform selection"
            },
            "SW_AMUXBUF_SEL": {
              "offset": "0x290",
              "size": 32,
              "description": "Amuxbuffer switches Waveform selection"
            },
            "SW_BYP_SEL": {
              "offset": "0x294",
              "size": 32,
              "description": "AMUXBUS bypass switches Waveform selection"
            },
            "SW_CMP_P_SEL": {
              "offset": "0x2A0",
              "size": 32,
              "description": "CSDCMP Pos Switch Waveform selection"
            },
            "SW_CMP_N_SEL": {
              "offset": "0x2A4",
              "size": 32,
              "description": "CSDCMP Neg Switch Waveform selection"
            },
            "SW_REFGEN_SEL": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Reference Generator Switch Waveform selection"
            },
            "SW_FW_MOD_SEL": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Full Wave Cmod Switch Waveform selection"
            },
            "SW_FW_TANK_SEL": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Full Wave Csh_tank Switch Waveform selection"
            },
            "SW_DSI_SEL": {
              "offset": "0x2C0",
              "size": 32,
              "description": "DSI output switch control Waveform selection"
            },
            "IO_SEL": {
              "offset": "0x2D0",
              "size": 32,
              "description": "IO output control Waveform selection"
            },
            "SEQ_TIME": {
              "offset": "0x300",
              "size": 32,
              "description": "Sequencer Timing"
            },
            "SEQ_INIT_CNT": {
              "offset": "0x310",
              "size": 32,
              "description": "Sequencer Initial conversion and sample counts"
            },
            "SEQ_NORM_CNT": {
              "offset": "0x314",
              "size": 32,
              "description": "Sequencer Normal conversion and sample counts"
            },
            "ADC_CTL": {
              "offset": "0x320",
              "size": 32,
              "description": "ADC Control"
            },
            "SEQ_START": {
              "offset": "0x340",
              "size": 32,
              "description": "Sequencer start"
            },
            "IDACA": {
              "offset": "0x400",
              "size": 32,
              "description": "IDACA Configuration"
            },
            "IDACB": {
              "offset": "0x500",
              "size": 32,
              "description": "IDACB Configuration"
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "TCPWM0",
              "base": "0x40380000"
            },
            {
              "name": "TCPWM1",
              "base": "0x40390000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Counter control register"
            },
            "CTRL_CLR": {
              "offset": "0x04",
              "size": 32,
              "description": "TCPWM control clear register"
            },
            "CTRL_SET": {
              "offset": "0x08",
              "size": 32,
              "description": "TCPWM control set register"
            },
            "CMD_CAPTURE": {
              "offset": "0x0C",
              "size": 32,
              "description": "TCPWM capture command register"
            },
            "CMD_RELOAD": {
              "offset": "0x10",
              "size": 32,
              "description": "TCPWM reload command register"
            },
            "CMD_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "TCPWM stop command register"
            },
            "CMD_START": {
              "offset": "0x18",
              "size": 32,
              "description": "TCPWM start command register"
            },
            "INTR_CAUSE": {
              "offset": "0x1C",
              "size": 32,
              "description": "TCPWM Counter interrupt cause register"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter status register"
            },
            "COUNTER": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter count register"
            },
            "CC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Counter compare/capture register"
            },
            "CC_BUFF": {
              "offset": "0x10",
              "size": 32,
              "description": "Counter buffered compare/capture register"
            },
            "PERIOD": {
              "offset": "0x14",
              "size": 32,
              "description": "Counter period register"
            },
            "PERIOD_BUFF": {
              "offset": "0x18",
              "size": 32,
              "description": "Counter buffered period register"
            },
            "TR_CTRL0": {
              "offset": "0x20",
              "size": 32,
              "description": "Counter trigger control register 0"
            },
            "TR_CTRL1": {
              "offset": "0x24",
              "size": 32,
              "description": "Counter trigger control register 1"
            },
            "TR_CTRL2": {
              "offset": "0x28",
              "size": 32,
              "description": "Counter trigger control register 2"
            },
            "INTR": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt request register"
            },
            "INTR_SET": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt set request register"
            },
            "INTR_MASK": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt masked request register"
            }
          }
        },
        "LCD0": {
          "instances": [
            {
              "name": "LCD0",
              "base": "0x403B0000"
            }
          ],
          "registers": {
            "ID": {
              "offset": "0x00",
              "size": 32,
              "description": "ID & Revision"
            },
            "DIVIDER": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD Divider Register"
            },
            "CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "LCD Configuration Register"
            },
            "DATA0[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "LCD Pin Data Registers"
            },
            "DATA1[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "LCD Pin Data Registers"
            },
            "DATA2[%s]": {
              "offset": "0x300",
              "size": 32,
              "description": "LCD Pin Data Registers"
            },
            "DATA3[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "LCD Pin Data Registers"
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "BLE",
              "base": "0x403C0000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RCB LL control register."
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "RCB status register."
            },
            "TX_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Transmitter control register."
            },
            "TX_FIFO_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmitter FIFO control register."
            },
            "TX_FIFO_STATUS": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmitter FIFO status register."
            },
            "TX_FIFO_WR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmitter FIFO write register."
            },
            "RX_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "Receiver control register."
            },
            "RX_FIFO_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Receiver FIFO control register."
            },
            "RX_FIFO_STATUS": {
              "offset": "0x28",
              "size": 32,
              "description": "Receiver FIFO status register."
            },
            "RX_FIFO_RD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Receiver FIFO read register."
            },
            "RX_FIFO_RD_SILENT": {
              "offset": "0x30",
              "size": 32,
              "description": "Receiver FIFO read register."
            },
            "INTR": {
              "offset": "0x10",
              "size": 32,
              "description": "Master interrupt request register."
            },
            "INTR_SET": {
              "offset": "0x14",
              "size": 32,
              "description": "Master interrupt set request register"
            },
            "INTR_MASK": {
              "offset": "0x6C",
              "size": 32,
              "description": "Link Layer interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0x1C",
              "size": 32,
              "description": "Master interrupt masked request register"
            },
            "RADIO_REG1_ADDR": {
              "offset": "0x20",
              "size": 32,
              "description": "Address of Register#1 in Radio  (MDON)"
            },
            "RADIO_REG2_ADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Address of Register#2 in Radio  (RSSI)"
            },
            "RADIO_REG3_ADDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Address of Register#3 in Radio  (ACCL)"
            },
            "RADIO_REG4_ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Address of Register#4 in Radio  (ACCH)"
            },
            "RADIO_REG5_ADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "Address of Register#5 in Radio  (RSSI ENERGY)"
            },
            "CPU_WRITE_REG": {
              "offset": "0x40",
              "size": 32,
              "description": "N/A"
            },
            "CPU_READ_REG": {
              "offset": "0x44",
              "size": 32,
              "description": "N/A"
            },
            "COMMAND_REGISTER": {
              "offset": "0x00",
              "size": 32,
              "description": "Instruction Register"
            },
            "EVENT_INTR": {
              "offset": "0x08",
              "size": 32,
              "description": "Event(Interrupt) status and Clear register"
            },
            "EVENT_ENABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Event indications enable."
            },
            "ADV_PARAMS": {
              "offset": "0x18",
              "size": 32,
              "description": "Advertising parameters register."
            },
            "ADV_INTERVAL_TIMEOUT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Advertising interval register."
            },
            "ADV_INTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Advertising interrupt status and Clear register"
            },
            "ADV_NEXT_INSTANT": {
              "offset": "0x24",
              "size": 32,
              "description": "Advertising next instant."
            },
            "SCAN_INTERVAL": {
              "offset": "0x28",
              "size": 32,
              "description": "Scan Interval Register"
            },
            "SCAN_WINDOW": {
              "offset": "0x2C",
              "size": 32,
              "description": "Scan window Register"
            },
            "SCAN_PARAM": {
              "offset": "0x30",
              "size": 32,
              "description": "Scanning parameters register"
            },
            "SCAN_INTR": {
              "offset": "0x38",
              "size": 32,
              "description": "Scan interrupt status and Clear register"
            },
            "SCAN_NEXT_INSTANT": {
              "offset": "0x3C",
              "size": 32,
              "description": "Advertising next instant."
            },
            "INIT_INTERVAL": {
              "offset": "0x40",
              "size": 32,
              "description": "Initiator Interval Register"
            },
            "INIT_WINDOW": {
              "offset": "0x44",
              "size": 32,
              "description": "Initiator window Register"
            },
            "INIT_PARAM": {
              "offset": "0x48",
              "size": 32,
              "description": "Initiator parameters register"
            },
            "INIT_INTR": {
              "offset": "0x50",
              "size": 32,
              "description": "Scan interrupt status and Clear register"
            },
            "INIT_NEXT_INSTANT": {
              "offset": "0x54",
              "size": 32,
              "description": "Initiator next instant."
            },
            "DEVICE_RAND_ADDR_L": {
              "offset": "0x58",
              "size": 32,
              "description": "Lower 16 bit random address of the device."
            },
            "DEVICE_RAND_ADDR_M": {
              "offset": "0x5C",
              "size": 32,
              "description": "Middle 16 bit random address of the device."
            },
            "DEVICE_RAND_ADDR_H": {
              "offset": "0x60",
              "size": 32,
              "description": "Higher 16 bit random address of the device."
            },
            "PEER_ADDR_L": {
              "offset": "0x68",
              "size": 32,
              "description": "Lower 16 bit address of the peer device."
            },
            "PEER_ADDR_M": {
              "offset": "0x6C",
              "size": 32,
              "description": "Middle 16 bit address of the peer device."
            },
            "PEER_ADDR_H": {
              "offset": "0x70",
              "size": 32,
              "description": "Higher 16 bit address of the peer device."
            },
            "WL_ADDR_TYPE": {
              "offset": "0x78",
              "size": 32,
              "description": "whitelist address type"
            },
            "WL_ENABLE": {
              "offset": "0x7C",
              "size": 32,
              "description": "whitelist valid entry bit"
            },
            "TRANSMIT_WINDOW_OFFSET": {
              "offset": "0x80",
              "size": 32,
              "description": "Transmit window offset"
            },
            "TRANSMIT_WINDOW_SIZE": {
              "offset": "0x84",
              "size": 32,
              "description": "Transmit window size"
            },
            "DATA_CHANNELS_L0": {
              "offset": "0x88",
              "size": 32,
              "description": "Data channel map 0 (lower word)"
            },
            "DATA_CHANNELS_M0": {
              "offset": "0x8C",
              "size": 32,
              "description": "Data channel map 0 (middle word)"
            },
            "DATA_CHANNELS_H0": {
              "offset": "0x90",
              "size": 32,
              "description": "Data channel map 0 (upper word)"
            },
            "DATA_CHANNELS_L1": {
              "offset": "0x98",
              "size": 32,
              "description": "Data channel map 1 (lower word)"
            },
            "DATA_CHANNELS_M1": {
              "offset": "0x9C",
              "size": 32,
              "description": "Data channel map 1 (middle word)"
            },
            "DATA_CHANNELS_H1": {
              "offset": "0xA0",
              "size": 32,
              "description": "Data channel map 1 (upper word)"
            },
            "CONN_INTR": {
              "offset": "0xA8",
              "size": 32,
              "description": "Connection interrupt status and Clear register"
            },
            "CONN_STATUS": {
              "offset": "0xAC",
              "size": 32,
              "description": "Connection channel status"
            },
            "CONN_INDEX": {
              "offset": "0xB0",
              "size": 32,
              "description": "Connection Index register"
            },
            "WAKEUP_CONFIG": {
              "offset": "0xB8",
              "size": 32,
              "description": "Wakeup configuration"
            },
            "WAKEUP_CONTROL": {
              "offset": "0xC0",
              "size": 32,
              "description": "Wakeup control"
            },
            "CLOCK_CONFIG": {
              "offset": "0xC4",
              "size": 32,
              "description": "Clock control"
            },
            "TIM_COUNTER_L": {
              "offset": "0xC8",
              "size": 32,
              "description": "Reference Clock"
            },
            "WAKEUP_CONFIG_EXTD": {
              "offset": "0xCC",
              "size": 32,
              "description": "Wakeup configuration extended"
            },
            "POC_REG__TIM_CONTROL": {
              "offset": "0xD8",
              "size": 32,
              "description": "BLE Time Control"
            },
            "ADV_TX_DATA_FIFO": {
              "offset": "0xE0",
              "size": 32,
              "description": "Advertising data transmit FIFO. Access ADVCH_TX_FIFO."
            },
            "ADV_SCN_RSP_TX_FIFO": {
              "offset": "0xE8",
              "size": 32,
              "description": "Advertising  scan response data transmit FIFO. Access ADVCH_TX_FIFO."
            },
            "INIT_SCN_ADV_RX_FIFO": {
              "offset": "0xF8",
              "size": 32,
              "description": "advertising scan response data receive data FIFO. Access ADVRX_FIFO."
            },
            "CONN_INTERVAL": {
              "offset": "0x100",
              "size": 32,
              "description": "Connection Interval"
            },
            "SUP_TIMEOUT": {
              "offset": "0x104",
              "size": 32,
              "description": "Supervision timeout"
            },
            "SLAVE_LATENCY": {
              "offset": "0x108",
              "size": 32,
              "description": "Slave Latency"
            },
            "CE_LENGTH": {
              "offset": "0x10C",
              "size": 32,
              "description": "Connection event length"
            },
            "PDU_ACCESS_ADDR_L_REGISTER": {
              "offset": "0x110",
              "size": 32,
              "description": "Access address (lower)"
            },
            "PDU_ACCESS_ADDR_H_REGISTER": {
              "offset": "0x114",
              "size": 32,
              "description": "Access address (upper)"
            },
            "CONN_CE_INSTANT": {
              "offset": "0x118",
              "size": 32,
              "description": "Connection event instant"
            },
            "CE_CNFG_STS_REGISTER": {
              "offset": "0x11C",
              "size": 32,
              "description": "connection configuration & status register"
            },
            "NEXT_CE_INSTANT": {
              "offset": "0x120",
              "size": 32,
              "description": "Next connection event instant"
            },
            "CONN_CE_COUNTER": {
              "offset": "0x124",
              "size": 32,
              "description": "connection event counter"
            },
            "DATA_LIST_SENT_UPDATE__STATUS": {
              "offset": "0x128",
              "size": 32,
              "description": "data list sent update and status"
            },
            "DATA_LIST_ACK_UPDATE__STATUS": {
              "offset": "0x12C",
              "size": 32,
              "description": "data list ack update and status"
            },
            "CE_CNFG_STS_REGISTER_EXT": {
              "offset": "0x130",
              "size": 32,
              "description": "connection configuration & status register"
            },
            "CONN_EXT_INTR": {
              "offset": "0x134",
              "size": 32,
              "description": "Connection extended interrupt status and Clear register"
            },
            "CONN_EXT_INTR_MASK": {
              "offset": "0x138",
              "size": 32,
              "description": "Connection Extended Interrupt mask"
            },
            "DATA_MEM_DESCRIPTOR[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Data buffer descriptor 0 to 4"
            },
            "WINDOW_WIDEN_INTVL": {
              "offset": "0x160",
              "size": 32,
              "description": "Window widen for interval"
            },
            "WINDOW_WIDEN_WINOFF": {
              "offset": "0x164",
              "size": 32,
              "description": "Window widen for offset"
            },
            "LE_RF_TEST_MODE": {
              "offset": "0x170",
              "size": 32,
              "description": "Direct Test Mode control"
            },
            "DTM_RX_PKT_COUNT": {
              "offset": "0x174",
              "size": 32,
              "description": "Direct Test Mode receive packet count"
            },
            "LE_RF_TEST_MODE_EXT": {
              "offset": "0x178",
              "size": 32,
              "description": "Direct Test Mode control"
            },
            "TXRX_HOP": {
              "offset": "0x188",
              "size": 32,
              "description": "Channel Address register"
            },
            "TX_RX_ON_DELAY": {
              "offset": "0x190",
              "size": 32,
              "description": "Transmit/Receive data delay"
            },
            "ADV_ACCADDR_L": {
              "offset": "0x1A8",
              "size": 32,
              "description": "ADV packet access code low word"
            },
            "ADV_ACCADDR_H": {
              "offset": "0x1AC",
              "size": 32,
              "description": "ADV packet access code high word"
            },
            "ADV_CH_TX_POWER_LVL_LS": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Advertising channel transmit power setting"
            },
            "ADV_CH_TX_POWER_LVL_MS": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Advertising channel transmit power setting extension"
            },
            "CONN_CH_TX_POWER_LVL_LS": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Connection channel transmit power setting"
            },
            "CONN_CH_TX_POWER_LVL_MS": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Connection channel transmit power setting extension"
            },
            "DEV_PUB_ADDR_L": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Device public address lower register"
            },
            "DEV_PUB_ADDR_M": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Device public address middle register"
            },
            "DEV_PUB_ADDR_H": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Device public address higher register"
            },
            "OFFSET_TO_FIRST_INSTANT": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Offset to first instant"
            },
            "ADV_CONFIG": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Advertiser configuration register"
            },
            "SCAN_CONFIG": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Scan configuration register"
            },
            "INIT_CONFIG": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Initiator configuration register"
            },
            "CONN_CONFIG": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Connection configuration register"
            },
            "CONN_PARAM1": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Connection parameter 1"
            },
            "CONN_PARAM2": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Connection parameter 2"
            },
            "CONN_INTR_MASK": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Connection Interrupt mask"
            },
            "SLAVE_TIMING_CONTROL": {
              "offset": "0x1F4",
              "size": 32,
              "description": "slave timing control"
            },
            "RECEIVE_TRIG_CTRL": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Receive trigger control"
            },
            "LL_DBG_1": {
              "offset": "0x200",
              "size": 32,
              "description": "LL debug register 1"
            },
            "LL_DBG_2": {
              "offset": "0x204",
              "size": 32,
              "description": "LL debug register 2"
            },
            "LL_DBG_3": {
              "offset": "0x208",
              "size": 32,
              "description": "LL debug register 3"
            },
            "LL_DBG_4": {
              "offset": "0x20C",
              "size": 32,
              "description": "LL debug register 4"
            },
            "LL_DBG_5": {
              "offset": "0x210",
              "size": 32,
              "description": "LL debug register 5"
            },
            "LL_DBG_6": {
              "offset": "0x214",
              "size": 32,
              "description": "LL debug register 6"
            },
            "LL_DBG_7": {
              "offset": "0x218",
              "size": 32,
              "description": "LL debug register 7"
            },
            "LL_DBG_8": {
              "offset": "0x21C",
              "size": 32,
              "description": "LL debug register 8"
            },
            "LL_DBG_9": {
              "offset": "0x220",
              "size": 32,
              "description": "LL debug register 9"
            },
            "LL_DBG_10": {
              "offset": "0x224",
              "size": 32,
              "description": "LL debug register 10"
            },
            "PEER_ADDR_INIT_L": {
              "offset": "0x230",
              "size": 32,
              "description": "Lower 16 bit address of the peer device for INIT."
            },
            "PEER_ADDR_INIT_M": {
              "offset": "0x234",
              "size": 32,
              "description": "Middle 16 bit address of the peer device for INIT."
            },
            "PEER_ADDR_INIT_H": {
              "offset": "0x238",
              "size": 32,
              "description": "Higher 16 bit address of the peer device for INIT."
            },
            "PEER_SEC_ADDR_ADV_L": {
              "offset": "0x23C",
              "size": 32,
              "description": "Lower 16 bits of the secondary address of the peer device for ADV_DIR."
            },
            "PEER_SEC_ADDR_ADV_M": {
              "offset": "0x240",
              "size": 32,
              "description": "Middle 16 bits of the secondary address of the peer device for ADV_DIR."
            },
            "PEER_SEC_ADDR_ADV_H": {
              "offset": "0x244",
              "size": 32,
              "description": "Higher 16 bits of the secondary address of the peer device for ADV_DIR."
            },
            "INIT_WINDOW_TIMER_CTRL": {
              "offset": "0x248",
              "size": 32,
              "description": "Initiator Window NI timer control"
            },
            "CONN_CONFIG_EXT": {
              "offset": "0x24C",
              "size": 32,
              "description": "Connection extended configuration register"
            },
            "DPLL_CONFIG": {
              "offset": "0x258",
              "size": 32,
              "description": "DPLL & CY Correlator configuration register"
            },
            "INIT_NI_VAL": {
              "offset": "0x260",
              "size": 32,
              "description": "Initiator Window NI instant"
            },
            "INIT_WINDOW_OFFSET": {
              "offset": "0x264",
              "size": 32,
              "description": "Initiator Window offset captured at conn request"
            },
            "INIT_WINDOW_NI_ANCHOR_PT": {
              "offset": "0x268",
              "size": 32,
              "description": "Initiator Window NI anchor point captured at conn request"
            },
            "CONN_UPDATE_NEW_INTERVAL": {
              "offset": "0x3A4",
              "size": 32,
              "description": "Connection update new interval"
            },
            "CONN_UPDATE_NEW_LATENCY": {
              "offset": "0x3A8",
              "size": 32,
              "description": "Connection update new latency"
            },
            "CONN_UPDATE_NEW_SUP_TO": {
              "offset": "0x3AC",
              "size": 32,
              "description": "Connection update new supervision timeout"
            },
            "CONN_UPDATE_NEW_SL_INTERVAL": {
              "offset": "0x3B0",
              "size": 32,
              "description": "Connection update new Slave Latency X Conn interval Value"
            },
            "CONN_REQ_WORD0": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Connection request address word 0"
            },
            "CONN_REQ_WORD1": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Connection request address word 1"
            },
            "CONN_REQ_WORD2": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Connection request address word 2"
            },
            "CONN_REQ_WORD3": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Connection request address word 3"
            },
            "CONN_REQ_WORD4": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Connection request address word 4"
            },
            "CONN_REQ_WORD5": {
              "offset": "0x3D4",
              "size": 32,
              "description": "Connection request address word 5"
            },
            "CONN_REQ_WORD6": {
              "offset": "0x3D8",
              "size": 32,
              "description": "Connection request address word 6"
            },
            "CONN_REQ_WORD7": {
              "offset": "0x3DC",
              "size": 32,
              "description": "Connection request address word 7"
            },
            "CONN_REQ_WORD8": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Connection request address word 8"
            },
            "CONN_REQ_WORD9": {
              "offset": "0x3E4",
              "size": 32,
              "description": "Connection request address word 9"
            },
            "CONN_REQ_WORD10": {
              "offset": "0x3E8",
              "size": 32,
              "description": "Connection request address word 10"
            },
            "CONN_REQ_WORD11": {
              "offset": "0x3EC",
              "size": 32,
              "description": "Connection request address word 11"
            },
            "PDU_RESP_TIMER": {
              "offset": "0xA04",
              "size": 32,
              "description": "PDU response timer/Generic Timer (MMMS mode)"
            },
            "NEXT_RESP_TIMER_EXP": {
              "offset": "0xA08",
              "size": 32,
              "description": "Next response timeout instant"
            },
            "NEXT_SUP_TO": {
              "offset": "0xA0C",
              "size": 32,
              "description": "Next supervision timeout instant"
            },
            "LLH_FEATURE_CONFIG": {
              "offset": "0xA10",
              "size": 32,
              "description": "Feature enable"
            },
            "WIN_MIN_STEP_SIZE": {
              "offset": "0xA14",
              "size": 32,
              "description": "Window minimum step size"
            },
            "SLV_WIN_ADJ": {
              "offset": "0xA18",
              "size": 32,
              "description": "Slave window adjustment"
            },
            "SL_CONN_INTERVAL": {
              "offset": "0xA1C",
              "size": 32,
              "description": "Slave Latency X Conn Interval Value"
            },
            "LE_PING_TIMER_ADDR": {
              "offset": "0xA20",
              "size": 32,
              "description": "LE Ping connection timer address"
            },
            "LE_PING_TIMER_OFFSET": {
              "offset": "0xA24",
              "size": 32,
              "description": "LE Ping connection timer offset"
            },
            "LE_PING_TIMER_NEXT_EXP": {
              "offset": "0xA28",
              "size": 32,
              "description": "LE Ping timer next expiry instant"
            },
            "LE_PING_TIMER_WRAP_COUNT": {
              "offset": "0xA2C",
              "size": 32,
              "description": "LE Ping Timer wrap count"
            },
            "TX_EN_EXT_DELAY": {
              "offset": "0xE00",
              "size": 32,
              "description": "Transmit enable extension delay"
            },
            "TX_RX_SYNTH_DELAY": {
              "offset": "0xE04",
              "size": 32,
              "description": "Transmit/Receive enable delay"
            },
            "EXT_PA_LNA_DLY_CNFG": {
              "offset": "0xE08",
              "size": 32,
              "description": "External TX PA and RX LNA delay configuration"
            },
            "LL_CONFIG": {
              "offset": "0xE10",
              "size": 32,
              "description": "Link Layer additional configuration"
            },
            "LL_CONTROL": {
              "offset": "0xF00",
              "size": 32,
              "description": "LL Backward compatibility"
            },
            "DEV_PA_ADDR_L": {
              "offset": "0xF04",
              "size": 32,
              "description": "Device Resolvable/Non-Resolvable Private address lower register"
            },
            "DEV_PA_ADDR_M": {
              "offset": "0xF08",
              "size": 32,
              "description": "Device Resolvable/Non-Resolvable Private address middle register"
            },
            "DEV_PA_ADDR_H": {
              "offset": "0xF0C",
              "size": 32,
              "description": "Device Resolvable/Non-Resolvable Private address higher register"
            },
            "RSLV_LIST_ENABLE[%s]": {
              "offset": "0xF10",
              "size": 32,
              "description": "Resolving list entry control bit"
            },
            "WL_CONNECTION_STATUS": {
              "offset": "0xFA0",
              "size": 32,
              "description": "whitelist valid entry bit"
            },
            "CONN_RXMEM_BASE_ADDR_DLE": {
              "offset": "0x1800",
              "size": 32,
              "description": "DLE Connection RX memory base address"
            },
            "CONN_TXMEM_BASE_ADDR_DLE": {
              "offset": "0x2800",
              "size": 32,
              "description": "DLE Connection TX memory base address"
            },
            "CONN_1_PARAM_MEM_BASE_ADDR": {
              "offset": "0x12800",
              "size": 32,
              "description": "Connection Parameter memory base address for connection 1"
            },
            "CONN_2_PARAM_MEM_BASE_ADDR": {
              "offset": "0x12880",
              "size": 32,
              "description": "Connection Parameter memory base address for connection 2"
            },
            "CONN_3_PARAM_MEM_BASE_ADDR": {
              "offset": "0x12900",
              "size": 32,
              "description": "Connection Parameter memory base address for connection 3"
            },
            "CONN_4_PARAM_MEM_BASE_ADDR": {
              "offset": "0x12980",
              "size": 32,
              "description": "Connection Parameter memory base address for connection 4"
            },
            "NI_TIMER": {
              "offset": "0x14000",
              "size": 32,
              "description": "Next Instant Timer"
            },
            "US_OFFSET": {
              "offset": "0x14004",
              "size": 32,
              "description": "Micro-second Offset"
            },
            "NEXT_CONN": {
              "offset": "0x14008",
              "size": 32,
              "description": "Next Connection"
            },
            "NI_ABORT": {
              "offset": "0x1400C",
              "size": 32,
              "description": "Abort next scheduled connection"
            },
            "CONN_NI_STATUS": {
              "offset": "0x14020",
              "size": 32,
              "description": "Connection NI Status"
            },
            "NEXT_SUP_TO_STATUS": {
              "offset": "0x14024",
              "size": 32,
              "description": "Next Supervision timeout Status"
            },
            "MMMS_CONN_STATUS": {
              "offset": "0x14028",
              "size": 32,
              "description": "Connection Status"
            },
            "BT_SLOT_CAPT_STATUS": {
              "offset": "0x1402C",
              "size": 32,
              "description": "BT Slot Captured Status"
            },
            "US_CAPT_STATUS": {
              "offset": "0x14030",
              "size": 32,
              "description": "Micro-second Capture Status"
            },
            "US_OFFSET_STATUS": {
              "offset": "0x14034",
              "size": 32,
              "description": "Micro-second Offset Status"
            },
            "ACCU_WINDOW_WIDEN_STATUS": {
              "offset": "0x14038",
              "size": 32,
              "description": "Accumulated Window Widen Status"
            },
            "EARLY_INTR_STATUS": {
              "offset": "0x1403C",
              "size": 32,
              "description": "Status when early interrupt is raised"
            },
            "MMMS_CONFIG": {
              "offset": "0x14040",
              "size": 32,
              "description": "Multi-Master Multi-Slave Config"
            },
            "US_COUNTER": {
              "offset": "0x14044",
              "size": 32,
              "description": "Running US of the current BT Slot"
            },
            "US_CAPT_PREV": {
              "offset": "0x14048",
              "size": 32,
              "description": "Previous captured US of the BT Slot"
            },
            "EARLY_INTR_NI": {
              "offset": "0x1404C",
              "size": 32,
              "description": "NI at early interrupt"
            },
            "MMMS_MASTER_CREATE_BT_CAPT": {
              "offset": "0x14080",
              "size": 32,
              "description": "BT slot capture for master connection creation"
            },
            "MMMS_SLAVE_CREATE_BT_CAPT": {
              "offset": "0x14084",
              "size": 32,
              "description": "BT slot capture for slave connection creation"
            },
            "MMMS_SLAVE_CREATE_US_CAPT": {
              "offset": "0x14088",
              "size": 32,
              "description": "Micro second capture for slave connection creation"
            },
            "MMMS_DATA_MEM_DESCRIPTOR[%s]": {
              "offset": "0x14100",
              "size": 32,
              "description": "Data buffer descriptor 0 to 15"
            },
            "CONN_1_DATA_LIST_SENT": {
              "offset": "0x14200",
              "size": 32,
              "description": "data list sent update and status for connection 1"
            },
            "CONN_1_DATA_LIST_ACK": {
              "offset": "0x14204",
              "size": 32,
              "description": "data list ack update and status for connection 1"
            },
            "CONN_1_CE_DATA_LIST_CFG": {
              "offset": "0x14208",
              "size": 32,
              "description": "Connection specific pause resume for connection 1"
            },
            "CONN_2_DATA_LIST_SENT": {
              "offset": "0x14210",
              "size": 32,
              "description": "data list sent update and status for connection 2"
            },
            "CONN_2_DATA_LIST_ACK": {
              "offset": "0x14214",
              "size": 32,
              "description": "data list ack update and status for connection 2"
            },
            "CONN_2_CE_DATA_LIST_CFG": {
              "offset": "0x14218",
              "size": 32,
              "description": "Connection specific pause resume for connection 2"
            },
            "CONN_3_DATA_LIST_SENT": {
              "offset": "0x14220",
              "size": 32,
              "description": "data list sent update and status for connection 3"
            },
            "CONN_3_DATA_LIST_ACK": {
              "offset": "0x14224",
              "size": 32,
              "description": "data list ack update and status for connection 3"
            },
            "CONN_3_CE_DATA_LIST_CFG": {
              "offset": "0x14228",
              "size": 32,
              "description": "Connection specific pause resume for connection 3"
            },
            "CONN_4_DATA_LIST_SENT": {
              "offset": "0x14230",
              "size": 32,
              "description": "data list sent update and status for connection 4"
            },
            "CONN_4_DATA_LIST_ACK": {
              "offset": "0x14234",
              "size": 32,
              "description": "data list ack update and status for connection 4"
            },
            "CONN_4_CE_DATA_LIST_CFG": {
              "offset": "0x14238",
              "size": 32,
              "description": "Connection specific pause resume for connection 4"
            },
            "MMMS_ADVCH_NI_ENABLE": {
              "offset": "0x14400",
              "size": 32,
              "description": "Enable bits for ADV_NI, SCAN_NI and INIT_NI"
            },
            "MMMS_ADVCH_NI_VALID": {
              "offset": "0x14404",
              "size": 32,
              "description": "Next instant valid for ADV, SCAN, INIT"
            },
            "MMMS_ADVCH_NI_ABORT": {
              "offset": "0x14408",
              "size": 32,
              "description": "Abort the next instant of ADV, SCAN, INIT"
            },
            "CONN_PARAM_NEXT_SUP_TO": {
              "offset": "0x14410",
              "size": 32,
              "description": "Register to configure the supervision timeout for next scheduled connection"
            },
            "CONN_PARAM_ACC_WIN_WIDEN": {
              "offset": "0x14414",
              "size": 32,
              "description": "Register to configure Accumulated window widening for next scheduled connection"
            },
            "HW_LOAD_OFFSET": {
              "offset": "0x14420",
              "size": 32,
              "description": "Register to configure offset from connection anchor point at which connection parameter memory should be read"
            },
            "ADV_RAND": {
              "offset": "0x14424",
              "size": 32,
              "description": "Random number generated by Hardware for ADV NI calculation"
            },
            "MMMS_RX_PKT_CNTR": {
              "offset": "0x14428",
              "size": 32,
              "description": "Packet Counter of packets in RX FIFO in MMMS mode"
            },
            "CONN_RX_PKT_CNTR[%s]": {
              "offset": "0x14430",
              "size": 32,
              "description": "Packet Counter for Individual connection index"
            },
            "WHITELIST_BASE_ADDR": {
              "offset": "0x14800",
              "size": 32,
              "description": "Whitelist base address"
            },
            "RSLV_LIST_PEER_IDNTT_BASE_ADDR": {
              "offset": "0x148C0",
              "size": 32,
              "description": "Resolving list base address for storing Peer Identity address"
            },
            "RSLV_LIST_PEER_RPA_BASE_ADDR": {
              "offset": "0x14980",
              "size": 32,
              "description": "Resolving list base address for storing resolved Peer RPA address"
            },
            "RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR": {
              "offset": "0x14A40",
              "size": 32,
              "description": "Resolving list base address for storing Resolved received INITA RPA"
            },
            "RSLV_LIST_TX_INIT_RPA_BASE_ADDR": {
              "offset": "0x14B00",
              "size": 32,
              "description": "Resolving list base address for storing generated TX INITA RPA"
            },
            "DDFT_CONFIG": {
              "offset": "0x60",
              "size": 32,
              "description": "BLESS DDFT configuration register"
            },
            "XTAL_CLK_DIV_CONFIG": {
              "offset": "0x64",
              "size": 32,
              "description": "Crystal clock divider configuration register"
            },
            "INTR_STAT": {
              "offset": "0x68",
              "size": 32,
              "description": "Link Layer interrupt status register"
            },
            "LL_CLK_EN": {
              "offset": "0x70",
              "size": 32,
              "description": "Link Layer primary clock enable"
            },
            "LF_CLK_CTRL": {
              "offset": "0x74",
              "size": 32,
              "description": "BLESS LF clock control and BLESS revision ID indicator"
            },
            "EXT_PA_LNA_CTRL": {
              "offset": "0x78",
              "size": 32,
              "description": "External TX PA and RX LNA control"
            },
            "LL_PKT_RSSI_CH_ENERGY": {
              "offset": "0x80",
              "size": 32,
              "description": "Link Layer Last Received packet RSSI/Channel energy and channel number"
            },
            "BT_CLOCK_CAPT": {
              "offset": "0x84",
              "size": 32,
              "description": "BT clock captured on an LL DSM exit"
            },
            "MT_CFG": {
              "offset": "0xA0",
              "size": 32,
              "description": "MT Configuration Register"
            },
            "MT_DELAY_CFG": {
              "offset": "0xA4",
              "size": 32,
              "description": "MT Delay configuration for state transitions"
            },
            "MT_DELAY_CFG2": {
              "offset": "0xA8",
              "size": 32,
              "description": "MT Delay configuration for state transitions"
            },
            "MT_DELAY_CFG3": {
              "offset": "0xAC",
              "size": 32,
              "description": "MT Delay configuration for state transitions"
            },
            "MT_VIO_CTRL": {
              "offset": "0xB0",
              "size": 32,
              "description": "MT Configuration Register to control VIO switches"
            },
            "MT_STATUS": {
              "offset": "0xB4",
              "size": 32,
              "description": "MT Status Register"
            },
            "PWR_CTRL_SM_ST": {
              "offset": "0xB8",
              "size": 32,
              "description": "Link Layer Power Control FSM Status Register"
            },
            "HVLDO_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "HVLDO Configuration register"
            },
            "MISC_EN_CTRL": {
              "offset": "0xC4",
              "size": 32,
              "description": "Radio Buck and Active regulator enable control"
            },
            "EFUSE_CONFIG": {
              "offset": "0xD0",
              "size": 32,
              "description": "EFUSE mode configuration register"
            },
            "EFUSE_TIM_CTRL1": {
              "offset": "0xD4",
              "size": 32,
              "description": "EFUSE  timing control register  (common for Program and Read modes)"
            },
            "EFUSE_TIM_CTRL2": {
              "offset": "0xD8",
              "size": 32,
              "description": "EFUSE timing control Register (for Read)"
            },
            "EFUSE_TIM_CTRL3": {
              "offset": "0xDC",
              "size": 32,
              "description": "EFUSE timing control Register (for Program)"
            },
            "EFUSE_RDATA_L": {
              "offset": "0xE0",
              "size": 32,
              "description": "EFUSE Lower read data"
            },
            "EFUSE_RDATA_H": {
              "offset": "0xE4",
              "size": 32,
              "description": "EFUSE higher read data"
            },
            "EFUSE_WDATA_L": {
              "offset": "0xE8",
              "size": 32,
              "description": "EFUSE lower write word"
            },
            "EFUSE_WDATA_H": {
              "offset": "0xEC",
              "size": 32,
              "description": "EFUSE higher write word"
            },
            "DIV_BY_625_CFG": {
              "offset": "0xF0",
              "size": 32,
              "description": "Divide by 625 for FW Use"
            },
            "DIV_BY_625_STS": {
              "offset": "0xF4",
              "size": 32,
              "description": "Output of divide by 625 divider"
            },
            "PACKET_COUNTER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Packet counter 0"
            },
            "PACKET_COUNTER2": {
              "offset": "0x104",
              "size": 32,
              "description": "Packet counter 2"
            },
            "IV_MASTER0": {
              "offset": "0x108",
              "size": 32,
              "description": "Master Initialization Vector 0"
            },
            "IV_SLAVE0": {
              "offset": "0x10C",
              "size": 32,
              "description": "Slave Initialization Vector 0"
            },
            "ENC_KEY[%s]": {
              "offset": "0x110",
              "size": 32,
              "description": "Encryption Key register 0-3"
            },
            "MIC_IN0": {
              "offset": "0x120",
              "size": 32,
              "description": "MIC input register"
            },
            "MIC_OUT0": {
              "offset": "0x124",
              "size": 32,
              "description": "MIC output register"
            },
            "ENC_PARAMS": {
              "offset": "0x128",
              "size": 32,
              "description": "Encryption Parameter register"
            },
            "ENC_CONFIG": {
              "offset": "0x12C",
              "size": 32,
              "description": "Encryption Configuration"
            },
            "ENC_INTR_EN": {
              "offset": "0x130",
              "size": 32,
              "description": "Encryption Interrupt enable"
            },
            "ENC_INTR": {
              "offset": "0x134",
              "size": 32,
              "description": "Encryption Interrupt status and clear register"
            },
            "B1_DATA_REG[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Programmable B1 Data register (0-3)"
            },
            "ENC_MEM_BASE_ADDR": {
              "offset": "0x150",
              "size": 32,
              "description": "Encryption memory base address"
            },
            "TRIM_LDO_0": {
              "offset": "0xF00",
              "size": 32,
              "description": "LDO Trim register 0"
            },
            "TRIM_LDO_1": {
              "offset": "0xF04",
              "size": 32,
              "description": "LDO Trim register 1"
            },
            "TRIM_LDO_2": {
              "offset": "0xF08",
              "size": 32,
              "description": "LDO Trim register 2"
            },
            "TRIM_LDO_3": {
              "offset": "0xF0C",
              "size": 32,
              "description": "LDO Trim register 3"
            },
            "TRIM_MXD[%s]": {
              "offset": "0xF10",
              "size": 32,
              "description": "MXD die Trim registers"
            },
            "TRIM_LDO_4": {
              "offset": "0xF30",
              "size": 32,
              "description": "LDO Trim register 4"
            },
            "TRIM_LDO_5": {
              "offset": "0xF34",
              "size": 32,
              "description": "LDO Trim register 5"
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBFS0",
              "base": "0x403F0000"
            }
          ],
          "registers": {
            "EP0_DR[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Control End point EP0 Data Register"
            },
            "CR0": {
              "offset": "0x20",
              "size": 32,
              "description": "USB control 0 Register"
            },
            "CR1": {
              "offset": "0x24",
              "size": 32,
              "description": "USB control 1 Register"
            },
            "SIE_EP_INT_EN": {
              "offset": "0x28",
              "size": 32,
              "description": "USB SIE Data Endpoints Interrupt Enable Register"
            },
            "SIE_EP_INT_SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB SIE Data Endpoint Interrupt Status"
            },
            "SIE_EP1_CNT0": {
              "offset": "0x30",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP1_CNT1": {
              "offset": "0x34",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP1_CR0": {
              "offset": "0x38",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "USBIO_CR0": {
              "offset": "0x40",
              "size": 32,
              "description": "USBIO Control 0 Register"
            },
            "USBIO_CR2": {
              "offset": "0x44",
              "size": 32,
              "description": "USBIO control 2 Register"
            },
            "USBIO_CR1": {
              "offset": "0x48",
              "size": 32,
              "description": "USBIO control 1 Register"
            },
            "DYN_RECONFIG": {
              "offset": "0x50",
              "size": 32,
              "description": "USB Dynamic reconfiguration register"
            },
            "SOF0": {
              "offset": "0x60",
              "size": 32,
              "description": "Start Of Frame Register"
            },
            "SOF1": {
              "offset": "0x64",
              "size": 32,
              "description": "Start Of Frame Register"
            },
            "SIE_EP2_CNT0": {
              "offset": "0x70",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP2_CNT1": {
              "offset": "0x74",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP2_CR0": {
              "offset": "0x78",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "OSCLK_DR0": {
              "offset": "0x80",
              "size": 32,
              "description": "Oscillator lock data register 0"
            },
            "OSCLK_DR1": {
              "offset": "0x84",
              "size": 32,
              "description": "Oscillator lock data register 1"
            },
            "EP0_CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Endpoint0 control Register"
            },
            "EP0_CNT": {
              "offset": "0xA4",
              "size": 32,
              "description": "Endpoint0 count Register"
            },
            "SIE_EP3_CNT0": {
              "offset": "0xB0",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP3_CNT1": {
              "offset": "0xB4",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP3_CR0": {
              "offset": "0xB8",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "SIE_EP4_CNT0": {
              "offset": "0xF0",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP4_CNT1": {
              "offset": "0xF4",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP4_CR0": {
              "offset": "0xF8",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "SIE_EP5_CNT0": {
              "offset": "0x130",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP5_CNT1": {
              "offset": "0x134",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP5_CR0": {
              "offset": "0x138",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "SIE_EP6_CNT0": {
              "offset": "0x170",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP6_CNT1": {
              "offset": "0x174",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP6_CR0": {
              "offset": "0x178",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "SIE_EP7_CNT0": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP7_CNT1": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP7_CR0": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "SIE_EP8_CNT0": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP8_CNT1": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Non-control endpoint count register"
            },
            "SIE_EP8_CR0": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Non-control endpoint's control Register"
            },
            "ARB_EP1_CFG": {
              "offset": "0x200",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP1_INT_EN": {
              "offset": "0x204",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP1_SR": {
              "offset": "0x208",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW1_WA": {
              "offset": "0x210",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW1_WA_MSB": {
              "offset": "0x214",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW1_RA": {
              "offset": "0x218",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW1_RA_MSB": {
              "offset": "0x21C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW1_DR": {
              "offset": "0x220",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "BUF_SIZE": {
              "offset": "0x230",
              "size": 32,
              "description": "Dedicated Endpoint Buffer Size Register  *1"
            },
            "EP_ACTIVE": {
              "offset": "0x238",
              "size": 32,
              "description": "Endpoint Active Indication Register  *1"
            },
            "EP_TYPE": {
              "offset": "0x23C",
              "size": 32,
              "description": "Endpoint Type (IN/OUT) Indication  *1"
            },
            "ARB_EP2_CFG": {
              "offset": "0x240",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP2_INT_EN": {
              "offset": "0x244",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP2_SR": {
              "offset": "0x248",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW2_WA": {
              "offset": "0x250",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW2_WA_MSB": {
              "offset": "0x254",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW2_RA": {
              "offset": "0x258",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW2_RA_MSB": {
              "offset": "0x25C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW2_DR": {
              "offset": "0x260",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_CFG": {
              "offset": "0x270",
              "size": 32,
              "description": "Arbiter Configuration Register  *1"
            },
            "USB_CLK_EN": {
              "offset": "0x274",
              "size": 32,
              "description": "USB Block Clock Enable Register"
            },
            "ARB_INT_EN": {
              "offset": "0x278",
              "size": 32,
              "description": "Arbiter Interrupt Enable  *1"
            },
            "ARB_INT_SR": {
              "offset": "0x27C",
              "size": 32,
              "description": "Arbiter Interrupt Status  *1"
            },
            "ARB_EP3_CFG": {
              "offset": "0x280",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP3_INT_EN": {
              "offset": "0x284",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP3_SR": {
              "offset": "0x288",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW3_WA": {
              "offset": "0x290",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW3_WA_MSB": {
              "offset": "0x294",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW3_RA": {
              "offset": "0x298",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW3_RA_MSB": {
              "offset": "0x29C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW3_DR": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "CWA": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Common Area Write Address  *1"
            },
            "CWA_MSB": {
              "offset": "0x2B4",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_EP4_CFG": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP4_INT_EN": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP4_SR": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW4_WA": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW4_WA_MSB": {
              "offset": "0x2D4",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW4_RA": {
              "offset": "0x2D8",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW4_RA_MSB": {
              "offset": "0x2DC",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW4_DR": {
              "offset": "0x2E0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "DMA_THRES": {
              "offset": "0x2F0",
              "size": 32,
              "description": "DMA Burst / Threshold Configuration"
            },
            "DMA_THRES_MSB": {
              "offset": "0x2F4",
              "size": 32,
              "description": "DMA Burst / Threshold Configuration"
            },
            "ARB_EP5_CFG": {
              "offset": "0x300",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP5_INT_EN": {
              "offset": "0x304",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP5_SR": {
              "offset": "0x308",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW5_WA": {
              "offset": "0x310",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW5_WA_MSB": {
              "offset": "0x314",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW5_RA": {
              "offset": "0x318",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW5_RA_MSB": {
              "offset": "0x31C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW5_DR": {
              "offset": "0x320",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "BUS_RST_CNT": {
              "offset": "0x330",
              "size": 32,
              "description": "Bus Reset Count Register"
            },
            "ARB_EP6_CFG": {
              "offset": "0x340",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP6_INT_EN": {
              "offset": "0x344",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP6_SR": {
              "offset": "0x348",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW6_WA": {
              "offset": "0x350",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW6_WA_MSB": {
              "offset": "0x354",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW6_RA": {
              "offset": "0x358",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW6_RA_MSB": {
              "offset": "0x35C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW6_DR": {
              "offset": "0x360",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_EP7_CFG": {
              "offset": "0x380",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP7_INT_EN": {
              "offset": "0x384",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP7_SR": {
              "offset": "0x388",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW7_WA": {
              "offset": "0x390",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW7_WA_MSB": {
              "offset": "0x394",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW7_RA": {
              "offset": "0x398",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW7_RA_MSB": {
              "offset": "0x39C",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW7_DR": {
              "offset": "0x3A0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_EP8_CFG": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Endpoint Configuration Register  *1"
            },
            "ARB_EP8_INT_EN": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_EP8_SR": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Endpoint Interrupt Enable Register  *1"
            },
            "ARB_RW8_WA": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW8_WA_MSB": {
              "offset": "0x3D4",
              "size": 32,
              "description": "Endpoint Write Address value  *1"
            },
            "ARB_RW8_RA": {
              "offset": "0x3D8",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW8_RA_MSB": {
              "offset": "0x3DC",
              "size": 32,
              "description": "Endpoint Read Address value  *1"
            },
            "ARB_RW8_DR": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "MEM_DATA[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "DATA"
            },
            "SOF16": {
              "offset": "0x1060",
              "size": 32,
              "description": "Start Of Frame Register"
            },
            "OSCLK_DR16": {
              "offset": "0x1080",
              "size": 32,
              "description": "Oscillator lock data register"
            },
            "ARB_RW1_WA16": {
              "offset": "0x1210",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW1_RA16": {
              "offset": "0x1218",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW1_DR16": {
              "offset": "0x1220",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_RW2_WA16": {
              "offset": "0x1250",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW2_RA16": {
              "offset": "0x1258",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW2_DR16": {
              "offset": "0x1260",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_RW3_WA16": {
              "offset": "0x1290",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW3_RA16": {
              "offset": "0x1298",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW3_DR16": {
              "offset": "0x12A0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "CWA16": {
              "offset": "0x12B0",
              "size": 32,
              "description": "Common Area Write Address"
            },
            "ARB_RW4_WA16": {
              "offset": "0x12D0",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW4_RA16": {
              "offset": "0x12D8",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW4_DR16": {
              "offset": "0x12E0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "DMA_THRES16": {
              "offset": "0x12F0",
              "size": 32,
              "description": "DMA Burst / Threshold Configuration"
            },
            "ARB_RW5_WA16": {
              "offset": "0x1310",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW5_RA16": {
              "offset": "0x1318",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW5_DR16": {
              "offset": "0x1320",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_RW6_WA16": {
              "offset": "0x1350",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW6_RA16": {
              "offset": "0x1358",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW6_DR16": {
              "offset": "0x1360",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_RW7_WA16": {
              "offset": "0x1390",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW7_RA16": {
              "offset": "0x1398",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW7_DR16": {
              "offset": "0x13A0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "ARB_RW8_WA16": {
              "offset": "0x13D0",
              "size": 32,
              "description": "Endpoint Write Address value"
            },
            "ARB_RW8_RA16": {
              "offset": "0x13D8",
              "size": 32,
              "description": "Endpoint Read Address value"
            },
            "ARB_RW8_DR16": {
              "offset": "0x13E0",
              "size": 32,
              "description": "Endpoint Data Register"
            },
            "POWER_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Power Control Register"
            },
            "USBIO_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "USB IO Control Register"
            },
            "FLOW_CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flow Control Register"
            },
            "LPM_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "LPM Control Register"
            },
            "LPM_STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "LPM Status register"
            },
            "INTR_SIE": {
              "offset": "0x20",
              "size": 32,
              "description": "USB SOF, BUS RESET and EP0 Interrupt Status"
            },
            "INTR_SIE_SET": {
              "offset": "0x24",
              "size": 32,
              "description": "USB SOF, BUS RESET and EP0 Interrupt Set"
            },
            "INTR_SIE_MASK": {
              "offset": "0x28",
              "size": 32,
              "description": "USB SOF, BUS RESET and EP0 Interrupt Mask"
            },
            "INTR_SIE_MASKED": {
              "offset": "0x2C",
              "size": 32,
              "description": "USB SOF, BUS RESET and EP0 Interrupt Masked"
            },
            "INTR_LVL_SEL": {
              "offset": "0x30",
              "size": 32,
              "description": "Select interrupt level for each interrupt source"
            },
            "INTR_CAUSE_HI": {
              "offset": "0x34",
              "size": 32,
              "description": "High priority interrupt Cause register"
            },
            "INTR_CAUSE_MED": {
              "offset": "0x38",
              "size": 32,
              "description": "Medium priority interrupt Cause register"
            },
            "INTR_CAUSE_LO": {
              "offset": "0x3C",
              "size": 32,
              "description": "Low priority interrupt Cause register"
            },
            "DFT_CTL": {
              "offset": "0x70",
              "size": 32,
              "description": "DFT control"
            },
            "HOST_CTL0": {
              "offset": "0x00",
              "size": 32,
              "description": "Host Control 0 Register."
            },
            "HOST_CTL1": {
              "offset": "0x10",
              "size": 32,
              "description": "Host Control 1 Register."
            },
            "HOST_CTL2": {
              "offset": "0x100",
              "size": 32,
              "description": "Host Control 2 Register."
            },
            "HOST_ERR": {
              "offset": "0x104",
              "size": 32,
              "description": "Host Error Status Register."
            },
            "HOST_STATUS": {
              "offset": "0x108",
              "size": 32,
              "description": "Host Status Register."
            },
            "HOST_FCOMP": {
              "offset": "0x10C",
              "size": 32,
              "description": "Host SOF Interrupt Frame Compare Register"
            },
            "HOST_RTIMER": {
              "offset": "0x110",
              "size": 32,
              "description": "Host Retry Timer Setup Register"
            },
            "HOST_ADDR": {
              "offset": "0x114",
              "size": 32,
              "description": "Host Address Register"
            },
            "HOST_EOF": {
              "offset": "0x118",
              "size": 32,
              "description": "Host EOF Setup Register"
            },
            "HOST_FRAME": {
              "offset": "0x11C",
              "size": 32,
              "description": "Host Frame Setup Register"
            },
            "HOST_TOKEN": {
              "offset": "0x120",
              "size": 32,
              "description": "Host Token Endpoint Register"
            },
            "HOST_EP1_CTL": {
              "offset": "0x400",
              "size": 32,
              "description": "Host Endpoint 1 Control Register"
            },
            "HOST_EP1_STATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "Host Endpoint 1 Status Register"
            },
            "HOST_EP1_RW1_DR": {
              "offset": "0x408",
              "size": 32,
              "description": "Host Endpoint 1 Data 1-Byte Register"
            },
            "HOST_EP1_RW2_DR": {
              "offset": "0x40C",
              "size": 32,
              "description": "Host Endpoint 1 Data 2-Byte Register"
            },
            "HOST_EP2_CTL": {
              "offset": "0x500",
              "size": 32,
              "description": "Host Endpoint 2 Control Register"
            },
            "HOST_EP2_STATUS": {
              "offset": "0x504",
              "size": 32,
              "description": "Host Endpoint 2 Status Register"
            },
            "HOST_EP2_RW1_DR": {
              "offset": "0x508",
              "size": 32,
              "description": "Host Endpoint 2 Data 1-Byte Register"
            },
            "HOST_EP2_RW2_DR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Host Endpoint 2 Data 2-Byte Register"
            },
            "HOST_LVL1_SEL": {
              "offset": "0x800",
              "size": 32,
              "description": "Host Interrupt Level 1 Selection Register"
            },
            "HOST_LVL2_SEL": {
              "offset": "0x804",
              "size": 32,
              "description": "Host Interrupt Level 2 Selection Register"
            },
            "INTR_USBHOST_CAUSE_HI": {
              "offset": "0x900",
              "size": 32,
              "description": "Interrupt USB Host Cause High Register"
            },
            "INTR_USBHOST_CAUSE_MED": {
              "offset": "0x904",
              "size": 32,
              "description": "Interrupt USB Host Cause Medium Register"
            },
            "INTR_USBHOST_CAUSE_LO": {
              "offset": "0x908",
              "size": 32,
              "description": "Interrupt USB Host Cause Low Register"
            },
            "INTR_HOST_EP_CAUSE_HI": {
              "offset": "0x920",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Cause High Register"
            },
            "INTR_HOST_EP_CAUSE_MED": {
              "offset": "0x924",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Cause Medium Register"
            },
            "INTR_HOST_EP_CAUSE_LO": {
              "offset": "0x928",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Cause Low Register"
            },
            "INTR_USBHOST": {
              "offset": "0x940",
              "size": 32,
              "description": "Interrupt USB Host Register"
            },
            "INTR_USBHOST_SET": {
              "offset": "0x944",
              "size": 32,
              "description": "Interrupt USB Host Set Register"
            },
            "INTR_USBHOST_MASK": {
              "offset": "0x948",
              "size": 32,
              "description": "Interrupt USB Host Mask Register"
            },
            "INTR_USBHOST_MASKED": {
              "offset": "0x94C",
              "size": 32,
              "description": "Interrupt USB Host Masked Register"
            },
            "INTR_HOST_EP": {
              "offset": "0xA00",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Register"
            },
            "INTR_HOST_EP_SET": {
              "offset": "0xA04",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Set Register"
            },
            "INTR_HOST_EP_MASK": {
              "offset": "0xA08",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Mask Register"
            },
            "INTR_HOST_EP_MASKED": {
              "offset": "0xA0C",
              "size": 32,
              "description": "Interrupt USB Host Endpoint Masked Register"
            },
            "HOST_DMA_ENBL": {
              "offset": "0xB00",
              "size": 32,
              "description": "Host DMA Enable Register"
            },
            "HOST_EP1_BLK": {
              "offset": "0xB20",
              "size": 32,
              "description": "Host Endpoint 1 Block Register"
            },
            "HOST_EP2_BLK": {
              "offset": "0xB30",
              "size": 32,
              "description": "Host Endpoint 2 Block Register"
            }
          }
        },
        "SMIF0": {
          "instances": [
            {
              "name": "SMIF0",
              "base": "0x40420000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Status"
            },
            "TX_CMD_FIFO_STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "Transmitter command FIFO status"
            },
            "TX_CMD_FIFO_WR": {
              "offset": "0x50",
              "size": 32,
              "description": "Transmitter command FIFO write"
            },
            "TX_DATA_FIFO_CTL": {
              "offset": "0x80",
              "size": 32,
              "description": "Transmitter data FIFO control"
            },
            "TX_DATA_FIFO_STATUS": {
              "offset": "0x84",
              "size": 32,
              "description": "Transmitter data FIFO status"
            },
            "TX_DATA_FIFO_WR1": {
              "offset": "0x90",
              "size": 32,
              "description": "Transmitter data FIFO write"
            },
            "TX_DATA_FIFO_WR2": {
              "offset": "0x94",
              "size": 32,
              "description": "Transmitter data FIFO write"
            },
            "TX_DATA_FIFO_WR4": {
              "offset": "0x98",
              "size": 32,
              "description": "Transmitter data FIFO write"
            },
            "RX_DATA_FIFO_CTL": {
              "offset": "0xC0",
              "size": 32,
              "description": "Receiver data FIFO control"
            },
            "RX_DATA_FIFO_STATUS": {
              "offset": "0xC4",
              "size": 32,
              "description": "Receiver data FIFO status"
            },
            "RX_DATA_FIFO_RD1": {
              "offset": "0xD0",
              "size": 32,
              "description": "Receiver data FIFO read"
            },
            "RX_DATA_FIFO_RD2": {
              "offset": "0xD4",
              "size": 32,
              "description": "Receiver data FIFO read"
            },
            "RX_DATA_FIFO_RD4": {
              "offset": "0xD8",
              "size": 32,
              "description": "Receiver data FIFO read"
            },
            "RX_DATA_FIFO_RD1_SILENT": {
              "offset": "0xE0",
              "size": 32,
              "description": "Receiver data FIFO silent read"
            },
            "SLOW_CA_CTL": {
              "offset": "0x100",
              "size": 32,
              "description": "Slow cache control"
            },
            "SLOW_CA_CMD": {
              "offset": "0x108",
              "size": 32,
              "description": "Slow cache command"
            },
            "FAST_CA_CTL": {
              "offset": "0x180",
              "size": 32,
              "description": "Fast cache control"
            },
            "FAST_CA_CMD": {
              "offset": "0x188",
              "size": 32,
              "description": "Fast cache command"
            },
            "CRYPTO_CMD": {
              "offset": "0x200",
              "size": 32,
              "description": "Cryptography Command"
            },
            "CRYPTO_INPUT0": {
              "offset": "0x220",
              "size": 32,
              "description": "Cryptography input 0"
            },
            "CRYPTO_INPUT1": {
              "offset": "0x224",
              "size": 32,
              "description": "Cryptography input 1"
            },
            "CRYPTO_INPUT2": {
              "offset": "0x228",
              "size": 32,
              "description": "Cryptography input 2"
            },
            "CRYPTO_INPUT3": {
              "offset": "0x22C",
              "size": 32,
              "description": "Cryptography input 3"
            },
            "CRYPTO_KEY0": {
              "offset": "0x240",
              "size": 32,
              "description": "Cryptography key 0"
            },
            "CRYPTO_KEY1": {
              "offset": "0x244",
              "size": 32,
              "description": "Cryptography key 1"
            },
            "CRYPTO_KEY2": {
              "offset": "0x248",
              "size": 32,
              "description": "Cryptography key 2"
            },
            "CRYPTO_KEY3": {
              "offset": "0x24C",
              "size": 32,
              "description": "Cryptography key 3"
            },
            "CRYPTO_OUTPUT0": {
              "offset": "0x260",
              "size": 32,
              "description": "Cryptography output 0"
            },
            "CRYPTO_OUTPUT1": {
              "offset": "0x264",
              "size": 32,
              "description": "Cryptography output 1"
            },
            "CRYPTO_OUTPUT2": {
              "offset": "0x268",
              "size": 32,
              "description": "Cryptography output 2"
            },
            "CRYPTO_OUTPUT3": {
              "offset": "0x26C",
              "size": 32,
              "description": "Cryptography output 3"
            },
            "INTR": {
              "offset": "0x7C0",
              "size": 32,
              "description": "Interrupt register"
            },
            "INTR_SET": {
              "offset": "0x7C4",
              "size": 32,
              "description": "Interrupt set register"
            },
            "INTR_MASK": {
              "offset": "0x7C8",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0x7CC",
              "size": 32,
              "description": "Interrupt masked register"
            },
            "ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Device region base address"
            },
            "MASK": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device region mask"
            },
            "ADDR_CTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Address control"
            },
            "RD_CMD_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "Read command control"
            },
            "RD_ADDR_CTL": {
              "offset": "0x44",
              "size": 32,
              "description": "Read address control"
            },
            "RD_MODE_CTL": {
              "offset": "0x48",
              "size": 32,
              "description": "Read mode control"
            },
            "RD_DUMMY_CTL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Read dummy control"
            },
            "RD_DATA_CTL": {
              "offset": "0x50",
              "size": 32,
              "description": "Read data control"
            },
            "WR_CMD_CTL": {
              "offset": "0x60",
              "size": 32,
              "description": "Write command control"
            },
            "WR_ADDR_CTL": {
              "offset": "0x64",
              "size": 32,
              "description": "Write address control"
            },
            "WR_MODE_CTL": {
              "offset": "0x68",
              "size": 32,
              "description": "Write mode control"
            },
            "WR_DUMMY_CTL": {
              "offset": "0x6C",
              "size": 32,
              "description": "Write dummy control"
            },
            "WR_DATA_CTL": {
              "offset": "0x70",
              "size": 32,
              "description": "Write data control"
            }
          }
        },
        "SCB0": {
          "instances": [
            {
              "name": "SCB0",
              "base": "0x40610000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Generic control"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "Generic status"
            },
            "CMD_RESP_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Command/response control"
            },
            "CMD_RESP_STATUS": {
              "offset": "0x0C",
              "size": 32,
              "description": "Command/response status"
            },
            "SPI_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "SPI control"
            },
            "SPI_STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "SPI status"
            },
            "UART_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "UART control"
            },
            "UART_TX_CTRL": {
              "offset": "0x44",
              "size": 32,
              "description": "UART transmitter control"
            },
            "UART_RX_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "UART receiver control"
            },
            "UART_RX_STATUS": {
              "offset": "0x4C",
              "size": 32,
              "description": "UART receiver status"
            },
            "UART_FLOW_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "UART flow control"
            },
            "I2C_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "I2C control"
            },
            "I2C_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "I2C status"
            },
            "I2C_M_CMD": {
              "offset": "0x68",
              "size": 32,
              "description": "I2C master command"
            },
            "I2C_S_CMD": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2C slave command"
            },
            "I2C_CFG": {
              "offset": "0x70",
              "size": 32,
              "description": "I2C configuration"
            },
            "DDFT_CTRL": {
              "offset": "0x100",
              "size": 32,
              "description": "Digital DfT control"
            },
            "TX_CTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "Transmitter control"
            },
            "TX_FIFO_CTRL": {
              "offset": "0x204",
              "size": 32,
              "description": "Transmitter FIFO control"
            },
            "TX_FIFO_STATUS": {
              "offset": "0x208",
              "size": 32,
              "description": "Transmitter FIFO status"
            },
            "TX_FIFO_WR": {
              "offset": "0x240",
              "size": 32,
              "description": "Transmitter FIFO write"
            },
            "RX_CTRL": {
              "offset": "0x300",
              "size": 32,
              "description": "Receiver control"
            },
            "RX_FIFO_CTRL": {
              "offset": "0x304",
              "size": 32,
              "description": "Receiver FIFO control"
            },
            "RX_FIFO_STATUS": {
              "offset": "0x308",
              "size": 32,
              "description": "Receiver FIFO status"
            },
            "RX_MATCH": {
              "offset": "0x310",
              "size": 32,
              "description": "Slave address and mask"
            },
            "RX_FIFO_RD": {
              "offset": "0x340",
              "size": 32,
              "description": "Receiver FIFO read"
            },
            "RX_FIFO_RD_SILENT": {
              "offset": "0x344",
              "size": 32,
              "description": "Receiver FIFO read silent"
            },
            "INTR_CAUSE": {
              "offset": "0xE00",
              "size": 32,
              "description": "Active clocked interrupt signal"
            },
            "INTR_I2C_EC": {
              "offset": "0xE80",
              "size": 32,
              "description": "Externally clocked I2C interrupt request"
            },
            "INTR_I2C_EC_MASK": {
              "offset": "0xE88",
              "size": 32,
              "description": "Externally clocked I2C interrupt mask"
            },
            "INTR_I2C_EC_MASKED": {
              "offset": "0xE8C",
              "size": 32,
              "description": "Externally clocked I2C interrupt masked"
            },
            "INTR_SPI_EC": {
              "offset": "0xEC0",
              "size": 32,
              "description": "Externally clocked SPI interrupt request"
            },
            "INTR_SPI_EC_MASK": {
              "offset": "0xEC8",
              "size": 32,
              "description": "Externally clocked SPI interrupt mask"
            },
            "INTR_SPI_EC_MASKED": {
              "offset": "0xECC",
              "size": 32,
              "description": "Externally clocked SPI interrupt masked"
            },
            "INTR_M": {
              "offset": "0xF00",
              "size": 32,
              "description": "Master interrupt request"
            },
            "INTR_M_SET": {
              "offset": "0xF04",
              "size": 32,
              "description": "Master interrupt set request"
            },
            "INTR_M_MASK": {
              "offset": "0xF08",
              "size": 32,
              "description": "Master interrupt mask"
            },
            "INTR_M_MASKED": {
              "offset": "0xF0C",
              "size": 32,
              "description": "Master interrupt masked request"
            },
            "INTR_S": {
              "offset": "0xF40",
              "size": 32,
              "description": "Slave interrupt request"
            },
            "INTR_S_SET": {
              "offset": "0xF44",
              "size": 32,
              "description": "Slave interrupt set request"
            },
            "INTR_S_MASK": {
              "offset": "0xF48",
              "size": 32,
              "description": "Slave interrupt mask"
            },
            "INTR_S_MASKED": {
              "offset": "0xF4C",
              "size": 32,
              "description": "Slave interrupt masked request"
            },
            "INTR_TX": {
              "offset": "0xF80",
              "size": 32,
              "description": "Transmitter interrupt request"
            },
            "INTR_TX_SET": {
              "offset": "0xF84",
              "size": 32,
              "description": "Transmitter interrupt set request"
            },
            "INTR_TX_MASK": {
              "offset": "0xF88",
              "size": 32,
              "description": "Transmitter interrupt mask"
            },
            "INTR_TX_MASKED": {
              "offset": "0xF8C",
              "size": 32,
              "description": "Transmitter interrupt masked request"
            },
            "INTR_RX": {
              "offset": "0xFC0",
              "size": 32,
              "description": "Receiver interrupt request"
            },
            "INTR_RX_SET": {
              "offset": "0xFC4",
              "size": 32,
              "description": "Receiver interrupt set request"
            },
            "INTR_RX_MASK": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Receiver interrupt mask"
            },
            "INTR_RX_MASKED": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Receiver interrupt masked request"
            }
          }
        },
        "SCB1": {
          "instances": [
            {
              "name": "SCB1",
              "base": "0x40620000"
            }
          ],
          "registers": {}
        },
        "SCB2": {
          "instances": [
            {
              "name": "SCB2",
              "base": "0x40630000"
            }
          ],
          "registers": {}
        },
        "SCB3": {
          "instances": [
            {
              "name": "SCB3",
              "base": "0x40640000"
            }
          ],
          "registers": {}
        },
        "SCB4": {
          "instances": [
            {
              "name": "SCB4",
              "base": "0x40650000"
            }
          ],
          "registers": {}
        },
        "SCB5": {
          "instances": [
            {
              "name": "SCB5",
              "base": "0x40660000"
            }
          ],
          "registers": {}
        },
        "SCB6": {
          "instances": [
            {
              "name": "SCB6",
              "base": "0x40670000"
            }
          ],
          "registers": {}
        },
        "SCB7": {
          "instances": [
            {
              "name": "SCB7",
              "base": "0x40680000"
            }
          ],
          "registers": {}
        },
        "SCB8": {
          "instances": [
            {
              "name": "SCB8",
              "base": "0x40690000"
            }
          ],
          "registers": {}
        },
        "CTBM0": {
          "instances": [
            {
              "name": "CTBM0",
              "base": "0x41100000"
            }
          ],
          "registers": {
            "CTB_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "global CTB and power control"
            },
            "OA_RES0_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Opamp0 and resistor0 control"
            },
            "OA_RES1_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "Opamp1 and resistor1 control"
            },
            "COMP_STAT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Comparator status"
            },
            "INTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt request register"
            },
            "INTR_SET": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt request set register"
            },
            "INTR_MASK": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt request mask"
            },
            "INTR_MASKED": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt request masked"
            },
            "OA0_SW": {
              "offset": "0x80",
              "size": 32,
              "description": "Opamp0 switch control"
            },
            "OA0_SW_CLEAR": {
              "offset": "0x84",
              "size": 32,
              "description": "Opamp0 switch control clear"
            },
            "OA1_SW": {
              "offset": "0x88",
              "size": 32,
              "description": "Opamp1 switch control"
            },
            "OA1_SW_CLEAR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Opamp1 switch control clear"
            },
            "CTD_SW": {
              "offset": "0xA0",
              "size": 32,
              "description": "CTDAC connection switch control"
            },
            "CTD_SW_CLEAR": {
              "offset": "0xA4",
              "size": 32,
              "description": "CTDAC connection switch control clear"
            },
            "CTB_SW_DS_CTRL": {
              "offset": "0xC0",
              "size": 32,
              "description": "CTB bus switch control"
            },
            "CTB_SW_SQ_CTRL": {
              "offset": "0xC4",
              "size": 32,
              "description": "CTB bus switch Sar Sequencer control"
            },
            "CTB_SW_STATUS": {
              "offset": "0xC8",
              "size": 32,
              "description": "CTB bus switch control status"
            },
            "OA0_OFFSET_TRIM": {
              "offset": "0xF00",
              "size": 32,
              "description": "Opamp0 trim control"
            },
            "OA0_SLOPE_OFFSET_TRIM": {
              "offset": "0xF04",
              "size": 32,
              "description": "Opamp0 trim control"
            },
            "OA0_COMP_TRIM": {
              "offset": "0xF08",
              "size": 32,
              "description": "Opamp0 trim control"
            },
            "OA1_OFFSET_TRIM": {
              "offset": "0xF0C",
              "size": 32,
              "description": "Opamp1 trim control"
            },
            "OA1_SLOPE_OFFSET_TRIM": {
              "offset": "0xF10",
              "size": 32,
              "description": "Opamp1 trim control"
            },
            "OA1_COMP_TRIM": {
              "offset": "0xF14",
              "size": 32,
              "description": "Opamp1 trim control"
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "CTDAC0",
              "base": "0x41140000"
            }
          ],
          "registers": {
            "CTDAC_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Global CTDAC control"
            },
            "INTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt request register"
            },
            "INTR_SET": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt request set register"
            },
            "INTR_MASK": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt request mask"
            },
            "INTR_MASKED": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt request masked"
            },
            "CTDAC_SW": {
              "offset": "0xB0",
              "size": 32,
              "description": "CTDAC switch control"
            },
            "CTDAC_SW_CLEAR": {
              "offset": "0xB4",
              "size": 32,
              "description": "CTDAC switch control clear"
            },
            "CTDAC_VAL": {
              "offset": "0x100",
              "size": 32,
              "description": "DAC Value"
            },
            "CTDAC_VAL_NXT": {
              "offset": "0x104",
              "size": 32,
              "description": "Next DAC value (double buffering)"
            }
          }
        },
        "SAR": {
          "instances": [
            {
              "name": "SAR",
              "base": "0x411D0000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Analog control register."
            },
            "SAMPLE_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "Sample control register."
            },
            "SAMPLE_TIME01": {
              "offset": "0x10",
              "size": 32,
              "description": "Sample time specification ST0 and ST1"
            },
            "SAMPLE_TIME23": {
              "offset": "0x14",
              "size": 32,
              "description": "Sample time specification ST2 and ST3"
            },
            "RANGE_THRES": {
              "offset": "0x18",
              "size": 32,
              "description": "Global range detect threshold register."
            },
            "RANGE_COND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Global range detect mode register."
            },
            "CHAN_EN": {
              "offset": "0x20",
              "size": 32,
              "description": "Enable bits for the channels"
            },
            "START_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "Start control register (firmware trigger)."
            },
            "CHAN_CONFIG[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Channel configuration register."
            },
            "CHAN_WORK[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Channel working data register"
            },
            "CHAN_RESULT[%s]": {
              "offset": "0x180",
              "size": 32,
              "description": "Channel result data register"
            },
            "CHAN_WORK_UPDATED": {
              "offset": "0x200",
              "size": 32,
              "description": "Channel working data register 'updated' bits"
            },
            "CHAN_RESULT_UPDATED": {
              "offset": "0x204",
              "size": 32,
              "description": "Channel result data register 'updated' bits"
            },
            "CHAN_WORK_NEWVALUE": {
              "offset": "0x208",
              "size": 32,
              "description": "Channel working data register 'new value' bits"
            },
            "CHAN_RESULT_NEWVALUE": {
              "offset": "0x20C",
              "size": 32,
              "description": "Channel result data register 'new value' bits"
            },
            "INTR": {
              "offset": "0x210",
              "size": 32,
              "description": "Interrupt request register."
            },
            "INTR_SET": {
              "offset": "0x214",
              "size": 32,
              "description": "Interrupt set request register"
            },
            "INTR_MASK": {
              "offset": "0x218",
              "size": 32,
              "description": "Interrupt mask register."
            },
            "INTR_MASKED": {
              "offset": "0x21C",
              "size": 32,
              "description": "Interrupt masked request register"
            },
            "SATURATE_INTR": {
              "offset": "0x220",
              "size": 32,
              "description": "Saturate interrupt request register."
            },
            "SATURATE_INTR_SET": {
              "offset": "0x224",
              "size": 32,
              "description": "Saturate interrupt set request register"
            },
            "SATURATE_INTR_MASK": {
              "offset": "0x228",
              "size": 32,
              "description": "Saturate interrupt mask register."
            },
            "SATURATE_INTR_MASKED": {
              "offset": "0x22C",
              "size": 32,
              "description": "Saturate interrupt masked request register"
            },
            "RANGE_INTR": {
              "offset": "0x230",
              "size": 32,
              "description": "Range detect interrupt request register."
            },
            "RANGE_INTR_SET": {
              "offset": "0x234",
              "size": 32,
              "description": "Range detect interrupt set request register"
            },
            "RANGE_INTR_MASK": {
              "offset": "0x238",
              "size": 32,
              "description": "Range detect interrupt mask register."
            },
            "RANGE_INTR_MASKED": {
              "offset": "0x23C",
              "size": 32,
              "description": "Range interrupt masked request register"
            },
            "INTR_CAUSE": {
              "offset": "0x240",
              "size": 32,
              "description": "Interrupt cause register"
            },
            "INJ_CHAN_CONFIG": {
              "offset": "0x280",
              "size": 32,
              "description": "Injection channel configuration register."
            },
            "INJ_RESULT": {
              "offset": "0x290",
              "size": 32,
              "description": "Injection channel result register"
            },
            "STATUS": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Current status of internal SAR registers (mostly for debug)"
            },
            "AVG_STAT": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Current averaging status (for debug)"
            },
            "MUX_SWITCH0": {
              "offset": "0x300",
              "size": 32,
              "description": "SARMUX Firmware switch controls"
            },
            "MUX_SWITCH_CLEAR0": {
              "offset": "0x304",
              "size": 32,
              "description": "SARMUX Firmware switch control clear"
            },
            "MUX_SWITCH_DS_CTRL": {
              "offset": "0x340",
              "size": 32,
              "description": "SARMUX switch DSI control"
            },
            "MUX_SWITCH_SQ_CTRL": {
              "offset": "0x344",
              "size": 32,
              "description": "SARMUX switch Sar Sequencer control"
            },
            "MUX_SWITCH_STATUS": {
              "offset": "0x348",
              "size": 32,
              "description": "SARMUX switch status"
            },
            "ANA_TRIM0": {
              "offset": "0xF00",
              "size": 32,
              "description": "Analog trim register."
            },
            "ANA_TRIM1": {
              "offset": "0xF04",
              "size": 32,
              "description": "Analog trim register."
            }
          }
        },
        "PASS": {
          "instances": [
            {
              "name": "PASS",
              "base": "0x411F0000"
            }
          ],
          "registers": {
            "INTR_CAUSE": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt cause register"
            },
            "AREF_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "global AREF control"
            },
            "VREF_TRIM0": {
              "offset": "0xF00",
              "size": 32,
              "description": "VREF Trim bits"
            },
            "VREF_TRIM1": {
              "offset": "0xF04",
              "size": 32,
              "description": "VREF Trim bits"
            },
            "VREF_TRIM2": {
              "offset": "0xF08",
              "size": 32,
              "description": "VREF Trim bits"
            },
            "VREF_TRIM3": {
              "offset": "0xF0C",
              "size": 32,
              "description": "VREF Trim bits"
            },
            "IZTAT_TRIM0": {
              "offset": "0xF10",
              "size": 32,
              "description": "IZTAT Trim bits"
            },
            "IZTAT_TRIM1": {
              "offset": "0xF14",
              "size": 32,
              "description": "IZTAT Trim bits"
            },
            "IPTAT_TRIM0": {
              "offset": "0xF18",
              "size": 32,
              "description": "IPTAT Trim bits"
            },
            "ICTAT_TRIM0": {
              "offset": "0xF1C",
              "size": 32,
              "description": "ICTAT Trim bits"
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x42A10000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "CLOCK_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock control"
            },
            "CMD": {
              "offset": "0x20",
              "size": 32,
              "description": "Command"
            },
            "TR_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "Trigger control"
            },
            "TX_CTL": {
              "offset": "0x80",
              "size": 32,
              "description": "Transmitter control"
            },
            "TX_WATCHDOG": {
              "offset": "0x84",
              "size": 32,
              "description": "Transmitter watchdog"
            },
            "RX_CTL": {
              "offset": "0xA0",
              "size": 32,
              "description": "Receiver control"
            },
            "RX_WATCHDOG": {
              "offset": "0xA4",
              "size": 32,
              "description": "Receiver watchdog"
            },
            "TX_FIFO_CTL": {
              "offset": "0x200",
              "size": 32,
              "description": "TX FIFO control"
            },
            "TX_FIFO_STATUS": {
              "offset": "0x204",
              "size": 32,
              "description": "TX FIFO status"
            },
            "TX_FIFO_WR": {
              "offset": "0x208",
              "size": 32,
              "description": "TX FIFO write"
            },
            "RX_FIFO_CTL": {
              "offset": "0x300",
              "size": 32,
              "description": "RX FIFO control"
            },
            "RX_FIFO_STATUS": {
              "offset": "0x304",
              "size": 32,
              "description": "RX FIFO status"
            },
            "RX_FIFO_RD": {
              "offset": "0x308",
              "size": 32,
              "description": "RX FIFO read"
            },
            "RX_FIFO_RD_SILENT": {
              "offset": "0x30C",
              "size": 32,
              "description": "RX FIFO silent read"
            },
            "INTR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Interrupt register"
            },
            "INTR_SET": {
              "offset": "0xF04",
              "size": 32,
              "description": "Interrupt set register"
            },
            "INTR_MASK": {
              "offset": "0xF08",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0xF0C",
              "size": 32,
              "description": "Interrupt masked register"
            }
          }
        },
        "PDM0": {
          "instances": [
            {
              "name": "PDM0",
              "base": "0x42A20000"
            }
          ],
          "registers": {
            "CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control"
            },
            "CLOCK_CTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock control"
            },
            "MODE_CTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Mode control"
            },
            "DATA_CTL": {
              "offset": "0x18",
              "size": 32,
              "description": "Data control"
            },
            "CMD": {
              "offset": "0x20",
              "size": 32,
              "description": "Command"
            },
            "TR_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "Trigger control"
            },
            "RX_FIFO_CTL": {
              "offset": "0x300",
              "size": 32,
              "description": "RX FIFO control"
            },
            "RX_FIFO_STATUS": {
              "offset": "0x304",
              "size": 32,
              "description": "RX FIFO status"
            },
            "RX_FIFO_RD": {
              "offset": "0x308",
              "size": 32,
              "description": "RX FIFO read"
            },
            "RX_FIFO_RD_SILENT": {
              "offset": "0x30C",
              "size": 32,
              "description": "RX FIFO silent read"
            },
            "INTR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Interrupt register"
            },
            "INTR_SET": {
              "offset": "0xF04",
              "size": 32,
              "description": "Interrupt set register"
            },
            "INTR_MASK": {
              "offset": "0xF08",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "INTR_MASKED": {
              "offset": "0xF0C",
              "size": 32,
              "description": "Interrupt masked register"
            }
          }
        }
      },
      "interrupts": {
        "count": 163,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "ioss_interrupts_gpio_0_IRQHandler"
          },
          {
            "number": 17,
            "name": "ioss_interrupts_gpio_1_IRQHandler"
          },
          {
            "number": 18,
            "name": "ioss_interrupts_gpio_2_IRQHandler"
          },
          {
            "number": 19,
            "name": "ioss_interrupts_gpio_3_IRQHandler"
          },
          {
            "number": 20,
            "name": "ioss_interrupts_gpio_4_IRQHandler"
          },
          {
            "number": 21,
            "name": "ioss_interrupts_gpio_5_IRQHandler"
          },
          {
            "number": 22,
            "name": "ioss_interrupts_gpio_6_IRQHandler"
          },
          {
            "number": 23,
            "name": "ioss_interrupts_gpio_7_IRQHandler"
          },
          {
            "number": 24,
            "name": "ioss_interrupts_gpio_8_IRQHandler"
          },
          {
            "number": 25,
            "name": "ioss_interrupts_gpio_9_IRQHandler"
          },
          {
            "number": 26,
            "name": "ioss_interrupts_gpio_10_IRQHandler"
          },
          {
            "number": 27,
            "name": "ioss_interrupts_gpio_11_IRQHandler"
          },
          {
            "number": 28,
            "name": "ioss_interrupts_gpio_12_IRQHandler"
          },
          {
            "number": 29,
            "name": "ioss_interrupts_gpio_13_IRQHandler"
          },
          {
            "number": 30,
            "name": "ioss_interrupts_gpio_14_IRQHandler"
          },
          {
            "number": 31,
            "name": "ioss_interrupt_gpio_IRQHandler"
          },
          {
            "number": 32,
            "name": "ioss_interrupt_vdd_IRQHandler"
          },
          {
            "number": 33,
            "name": "lpcomp_interrupt_IRQHandler"
          },
          {
            "number": 34,
            "name": "scb_8_interrupt_IRQHandler"
          },
          {
            "number": 35,
            "name": "srss_interrupt_mcwdt_0_IRQHandler"
          },
          {
            "number": 36,
            "name": "srss_interrupt_mcwdt_1_IRQHandler"
          },
          {
            "number": 37,
            "name": "srss_interrupt_backup_IRQHandler"
          },
          {
            "number": 38,
            "name": "srss_interrupt_IRQHandler"
          },
          {
            "number": 39,
            "name": "pass_interrupt_ctbs_IRQHandler"
          },
          {
            "number": 40,
            "name": "bless_interrupt_IRQHandler"
          },
          {
            "number": 41,
            "name": "cpuss_interrupts_ipc_0_IRQHandler"
          },
          {
            "number": 42,
            "name": "cpuss_interrupts_ipc_1_IRQHandler"
          },
          {
            "number": 43,
            "name": "cpuss_interrupts_ipc_2_IRQHandler"
          },
          {
            "number": 44,
            "name": "cpuss_interrupts_ipc_3_IRQHandler"
          },
          {
            "number": 45,
            "name": "cpuss_interrupts_ipc_4_IRQHandler"
          },
          {
            "number": 46,
            "name": "cpuss_interrupts_ipc_5_IRQHandler"
          },
          {
            "number": 47,
            "name": "cpuss_interrupts_ipc_6_IRQHandler"
          },
          {
            "number": 48,
            "name": "cpuss_interrupts_ipc_7_IRQHandler"
          },
          {
            "number": 49,
            "name": "cpuss_interrupts_ipc_8_IRQHandler"
          },
          {
            "number": 50,
            "name": "cpuss_interrupts_ipc_9_IRQHandler"
          },
          {
            "number": 51,
            "name": "cpuss_interrupts_ipc_10_IRQHandler"
          },
          {
            "number": 52,
            "name": "cpuss_interrupts_ipc_11_IRQHandler"
          },
          {
            "number": 53,
            "name": "cpuss_interrupts_ipc_12_IRQHandler"
          },
          {
            "number": 54,
            "name": "cpuss_interrupts_ipc_13_IRQHandler"
          },
          {
            "number": 55,
            "name": "cpuss_interrupts_ipc_14_IRQHandler"
          },
          {
            "number": 56,
            "name": "cpuss_interrupts_ipc_15_IRQHandler"
          },
          {
            "number": 57,
            "name": "scb_0_interrupt_IRQHandler"
          },
          {
            "number": 58,
            "name": "scb_1_interrupt_IRQHandler"
          },
          {
            "number": 59,
            "name": "scb_2_interrupt_IRQHandler"
          },
          {
            "number": 60,
            "name": "scb_3_interrupt_IRQHandler"
          },
          {
            "number": 61,
            "name": "scb_4_interrupt_IRQHandler"
          },
          {
            "number": 62,
            "name": "scb_5_interrupt_IRQHandler"
          },
          {
            "number": 63,
            "name": "scb_6_interrupt_IRQHandler"
          },
          {
            "number": 64,
            "name": "scb_7_interrupt_IRQHandler"
          },
          {
            "number": 65,
            "name": "csd_interrupt_IRQHandler"
          },
          {
            "number": 66,
            "name": "cpuss_interrupts_dw0_0_IRQHandler"
          },
          {
            "number": 67,
            "name": "cpuss_interrupts_dw0_1_IRQHandler"
          },
          {
            "number": 68,
            "name": "cpuss_interrupts_dw0_2_IRQHandler"
          },
          {
            "number": 69,
            "name": "cpuss_interrupts_dw0_3_IRQHandler"
          },
          {
            "number": 70,
            "name": "cpuss_interrupts_dw0_4_IRQHandler"
          },
          {
            "number": 71,
            "name": "cpuss_interrupts_dw0_5_IRQHandler"
          },
          {
            "number": 72,
            "name": "cpuss_interrupts_dw0_6_IRQHandler"
          },
          {
            "number": 73,
            "name": "cpuss_interrupts_dw0_7_IRQHandler"
          },
          {
            "number": 74,
            "name": "cpuss_interrupts_dw0_8_IRQHandler"
          },
          {
            "number": 75,
            "name": "cpuss_interrupts_dw0_9_IRQHandler"
          },
          {
            "number": 76,
            "name": "cpuss_interrupts_dw0_10_IRQHandler"
          },
          {
            "number": 77,
            "name": "cpuss_interrupts_dw0_11_IRQHandler"
          },
          {
            "number": 78,
            "name": "cpuss_interrupts_dw0_12_IRQHandler"
          },
          {
            "number": 79,
            "name": "cpuss_interrupts_dw0_13_IRQHandler"
          },
          {
            "number": 80,
            "name": "cpuss_interrupts_dw0_14_IRQHandler"
          },
          {
            "number": 81,
            "name": "cpuss_interrupts_dw0_15_IRQHandler"
          },
          {
            "number": 82,
            "name": "cpuss_interrupts_dw1_0_IRQHandler"
          },
          {
            "number": 83,
            "name": "cpuss_interrupts_dw1_1_IRQHandler"
          },
          {
            "number": 84,
            "name": "cpuss_interrupts_dw1_2_IRQHandler"
          },
          {
            "number": 85,
            "name": "cpuss_interrupts_dw1_3_IRQHandler"
          },
          {
            "number": 86,
            "name": "cpuss_interrupts_dw1_4_IRQHandler"
          },
          {
            "number": 87,
            "name": "cpuss_interrupts_dw1_5_IRQHandler"
          },
          {
            "number": 88,
            "name": "cpuss_interrupts_dw1_6_IRQHandler"
          },
          {
            "number": 89,
            "name": "cpuss_interrupts_dw1_7_IRQHandler"
          },
          {
            "number": 90,
            "name": "cpuss_interrupts_dw1_8_IRQHandler"
          },
          {
            "number": 91,
            "name": "cpuss_interrupts_dw1_9_IRQHandler"
          },
          {
            "number": 92,
            "name": "cpuss_interrupts_dw1_10_IRQHandler"
          },
          {
            "number": 93,
            "name": "cpuss_interrupts_dw1_11_IRQHandler"
          },
          {
            "number": 94,
            "name": "cpuss_interrupts_dw1_12_IRQHandler"
          },
          {
            "number": 95,
            "name": "cpuss_interrupts_dw1_13_IRQHandler"
          },
          {
            "number": 96,
            "name": "cpuss_interrupts_dw1_14_IRQHandler"
          },
          {
            "number": 97,
            "name": "cpuss_interrupts_dw1_15_IRQHandler"
          },
          {
            "number": 98,
            "name": "cpuss_interrupts_fault_0_IRQHandler"
          },
          {
            "number": 99,
            "name": "cpuss_interrupts_fault_1_IRQHandler"
          },
          {
            "number": 100,
            "name": "cpuss_interrupt_crypto_IRQHandler"
          },
          {
            "number": 101,
            "name": "cpuss_interrupt_fm_IRQHandler"
          },
          {
            "number": 102,
            "name": "cpuss_interrupts_cm0_cti_0_IRQHandler"
          },
          {
            "number": 103,
            "name": "cpuss_interrupts_cm0_cti_1_IRQHandler"
          },
          {
            "number": 104,
            "name": "cpuss_interrupts_cm4_cti_0_IRQHandler"
          },
          {
            "number": 105,
            "name": "cpuss_interrupts_cm4_cti_1_IRQHandler"
          },
          {
            "number": 106,
            "name": "tcpwm_0_interrupts_0_IRQHandler"
          },
          {
            "number": 107,
            "name": "tcpwm_0_interrupts_1_IRQHandler"
          },
          {
            "number": 108,
            "name": "tcpwm_0_interrupts_2_IRQHandler"
          },
          {
            "number": 109,
            "name": "tcpwm_0_interrupts_3_IRQHandler"
          },
          {
            "number": 110,
            "name": "tcpwm_0_interrupts_4_IRQHandler"
          },
          {
            "number": 111,
            "name": "tcpwm_0_interrupts_5_IRQHandler"
          },
          {
            "number": 112,
            "name": "tcpwm_0_interrupts_6_IRQHandler"
          },
          {
            "number": 113,
            "name": "tcpwm_0_interrupts_7_IRQHandler"
          },
          {
            "number": 114,
            "name": "tcpwm_1_interrupts_0_IRQHandler"
          },
          {
            "number": 115,
            "name": "tcpwm_1_interrupts_1_IRQHandler"
          },
          {
            "number": 116,
            "name": "tcpwm_1_interrupts_2_IRQHandler"
          },
          {
            "number": 117,
            "name": "tcpwm_1_interrupts_3_IRQHandler"
          },
          {
            "number": 118,
            "name": "tcpwm_1_interrupts_4_IRQHandler"
          },
          {
            "number": 119,
            "name": "tcpwm_1_interrupts_5_IRQHandler"
          },
          {
            "number": 120,
            "name": "tcpwm_1_interrupts_6_IRQHandler"
          },
          {
            "number": 121,
            "name": "tcpwm_1_interrupts_7_IRQHandler"
          },
          {
            "number": 122,
            "name": "tcpwm_1_interrupts_8_IRQHandler"
          },
          {
            "number": 123,
            "name": "tcpwm_1_interrupts_9_IRQHandler"
          },
          {
            "number": 124,
            "name": "tcpwm_1_interrupts_10_IRQHandler"
          },
          {
            "number": 125,
            "name": "tcpwm_1_interrupts_11_IRQHandler"
          },
          {
            "number": 126,
            "name": "tcpwm_1_interrupts_12_IRQHandler"
          },
          {
            "number": 127,
            "name": "tcpwm_1_interrupts_13_IRQHandler"
          },
          {
            "number": 128,
            "name": "tcpwm_1_interrupts_14_IRQHandler"
          },
          {
            "number": 129,
            "name": "tcpwm_1_interrupts_15_IRQHandler"
          },
          {
            "number": 130,
            "name": "tcpwm_1_interrupts_16_IRQHandler"
          },
          {
            "number": 131,
            "name": "tcpwm_1_interrupts_17_IRQHandler"
          },
          {
            "number": 132,
            "name": "tcpwm_1_interrupts_18_IRQHandler"
          },
          {
            "number": 133,
            "name": "tcpwm_1_interrupts_19_IRQHandler"
          },
          {
            "number": 134,
            "name": "tcpwm_1_interrupts_20_IRQHandler"
          },
          {
            "number": 135,
            "name": "tcpwm_1_interrupts_21_IRQHandler"
          },
          {
            "number": 136,
            "name": "tcpwm_1_interrupts_22_IRQHandler"
          },
          {
            "number": 137,
            "name": "tcpwm_1_interrupts_23_IRQHandler"
          },
          {
            "number": 138,
            "name": "udb_interrupts_0_IRQHandler"
          },
          {
            "number": 139,
            "name": "udb_interrupts_1_IRQHandler"
          },
          {
            "number": 140,
            "name": "udb_interrupts_2_IRQHandler"
          },
          {
            "number": 141,
            "name": "udb_interrupts_3_IRQHandler"
          },
          {
            "number": 142,
            "name": "udb_interrupts_4_IRQHandler"
          },
          {
            "number": 143,
            "name": "udb_interrupts_5_IRQHandler"
          },
          {
            "number": 144,
            "name": "udb_interrupts_6_IRQHandler"
          },
          {
            "number": 145,
            "name": "udb_interrupts_7_IRQHandler"
          },
          {
            "number": 146,
            "name": "udb_interrupts_8_IRQHandler"
          },
          {
            "number": 147,
            "name": "udb_interrupts_9_IRQHandler"
          },
          {
            "number": 148,
            "name": "udb_interrupts_10_IRQHandler"
          },
          {
            "number": 149,
            "name": "udb_interrupts_11_IRQHandler"
          },
          {
            "number": 150,
            "name": "udb_interrupts_12_IRQHandler"
          },
          {
            "number": 151,
            "name": "udb_interrupts_13_IRQHandler"
          },
          {
            "number": 152,
            "name": "udb_interrupts_14_IRQHandler"
          },
          {
            "number": 153,
            "name": "udb_interrupts_15_IRQHandler"
          },
          {
            "number": 154,
            "name": "pass_interrupt_sar_IRQHandler"
          },
          {
            "number": 155,
            "name": "audioss_interrupt_i2s_IRQHandler"
          },
          {
            "number": 156,
            "name": "audioss_interrupt_pdm_IRQHandler"
          },
          {
            "number": 157,
            "name": "profile_interrupt_IRQHandler"
          },
          {
            "number": 158,
            "name": "smif_interrupt_IRQHandler"
          },
          {
            "number": 159,
            "name": "usb_interrupt_hi_IRQHandler"
          },
          {
            "number": 160,
            "name": "usb_interrupt_med_IRQHandler"
          },
          {
            "number": 161,
            "name": "usb_interrupt_lo_IRQHandler"
          },
          {
            "number": 162,
            "name": "pass_interrupt_dacs_IRQHandler"
          }
        ]
      }
    }
  }
}