Analysis & Elaboration report for pipelined_computer
Thu Jun 06 21:11:14 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component|altsyncram_shj1:auto_generated
  6. Source assignments for pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component|altsyncram_90n1:auto_generated
  7. Parameter Settings for User Entity Instance: pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                             ;
+-------------------------------+--------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Jun 06 21:11:14 2019      ;
; Quartus II 64-Bit Version     ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                 ; pipelined_computer                         ;
; Top-level Entity Name         ; pipelined_computer_test                    ;
; Family                        ; Cyclone V                                  ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                  ;
; Total registers               ; N/A until Partition Merge                  ;
; Total pins                    ; N/A until Partition Merge                  ;
; Total virtual pins            ; N/A until Partition Merge                  ;
; Total block memory bits       ; N/A until Partition Merge                  ;
; Total PLLs                    ; N/A until Partition Merge                  ;
; Total DLLs                    ; N/A until Partition Merge                  ;
+-------------------------------+--------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |pipelined_computer_test|pipelined_computer:inst|pipeif:if_stage|irom:irom_inst   ; D:/ComputerOrganization/EI332/pipelined_cpu/source/irom.v ;
; Altera ; LPM_RAM_DQ   ; N/A     ; N/A          ; N/A          ; |pipelined_computer_test|pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst ; D:/ComputerOrganization/EI332/pipelined_cpu/source/dram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component|altsyncram_shj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component|altsyncram_90n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                          ;
+------------------------------------+--------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                                       ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                ;
; WIDTHAD_A                          ; 6                              ; Signed Integer                                                ;
; NUMWORDS_A                         ; 64                             ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                       ;
; WIDTH_B                            ; 1                              ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M4K                            ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                       ;
; INIT_FILE                          ; ./source/pipelined_instmem.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 256                            ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_shj1                ; Untyped                                                       ;
+------------------------------------+--------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                            ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                         ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                         ;
; WIDTH_B                            ; 1                              ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                            ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                         ;
; INIT_FILE                          ; ./source/pipelined_datamem.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_90n1                ; Untyped                                                         ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                        ;
; Entity Instance                           ; pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                          ; Setting                 ; Default Value      ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6            ;                    ;
; Top-level entity name                                                           ; pipelined_computer_test ; pipelined_computer ;
; Family name                                                                     ; Cyclone V               ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                     ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                      ; On                 ;
; Enable compact report table                                                     ; Off                     ; Off                ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                ;
; Preserve fewer node names                                                       ; On                      ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                     ; Off                ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                    ; Auto               ;
; Safe State Machine                                                              ; Off                     ; Off                ;
; Extract Verilog State Machines                                                  ; On                      ; On                 ;
; Extract VHDL State Machines                                                     ; On                      ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                 ;
; Parallel Synthesis                                                              ; On                      ; On                 ;
; DSP Block Balancing                                                             ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                              ; On                      ; On                 ;
; Power-Up Don't Care                                                             ; On                      ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                ;
; Remove Duplicate Registers                                                      ; On                      ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                             ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                ;
; Optimization Technique                                                          ; Balanced                ; Balanced           ;
; Carry Chain Length                                                              ; 70                      ; 70                 ;
; Auto Carry Chains                                                               ; On                      ; On                 ;
; Auto Open-Drain Pins                                                            ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                ;
; Auto ROM Replacement                                                            ; On                      ; On                 ;
; Auto RAM Replacement                                                            ; On                      ; On                 ;
; Auto DSP Block Replacement                                                      ; On                      ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                 ;
; Strict RAM Replacement                                                          ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                               ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                           ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                         ; On                      ; On                 ;
; Report Parameter Settings                                                       ; On                      ; On                 ;
; Report Source Assignments                                                       ; On                      ; On                 ;
; Report Connectivity Checks                                                      ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation      ; Normal compilation ;
; HDL message level                                                               ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                ;
; Clock MUX Protection                                                            ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                ;
; Block Design Naming                                                             ; Auto                    ; Auto               ;
; SDC constraint protection                                                       ; Off                     ; Off                ;
; Synthesis Effort                                                                ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                 ;
; Synthesis Seed                                                                  ; 1                       ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                 ;
+---------------------------------------------------------------------------------+-------------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jun 06 21:11:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file source/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file source/sevenseg.v
    Info (12023): Found entity 1: sevenseg
Info (12021): Found 1 design units, including 1 entities, in source file source/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file source/mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file source/io_output_reg.v
    Info (12023): Found entity 1: io_output_reg
Info (12021): Found 2 design units, including 2 entities, in source file source/io_input_reg.v
    Info (12023): Found entity 1: io_input_reg
    Info (12023): Found entity 2: io_input_mux
Info (12021): Found 1 design units, including 1 entities, in source file source/dram.v
    Info (12023): Found entity 1: dram
Info (12021): Found 1 design units, including 1 entities, in source file source/pipelined_computer.v
    Info (12023): Found entity 1: pipelined_computer
Info (12021): Found 1 design units, including 1 entities, in source file source/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file source/pipepc.v
    Info (12023): Found entity 1: pipepc
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeif.v
    Info (12023): Found entity 1: pipeif
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeid.v
    Info (12023): Found entity 1: pipeid
Info (12021): Found 1 design units, including 1 entities, in source file source/pipedereg.v
    Info (12023): Found entity 1: pipedereg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeexe.v
    Info (12023): Found entity 1: pipeexe
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeemreg.v
    Info (12023): Found entity 1: pipeemreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemem.v
    Info (12023): Found entity 1: pipemem
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemwreg.v
    Info (12023): Found entity 1: pipemwreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipefereg.v
    Info (12023): Found entity 1: pipefdreg
Info (12021): Found 1 design units, including 1 entities, in source file source/irom.v
    Info (12023): Found entity 1: irom
Info (12021): Found 1 design units, including 1 entities, in source file source/pipecu.v
    Info (12023): Found entity 1: pipecu
Info (12021): Found 1 design units, including 1 entities, in source file pipelined_computer_sim.v
    Info (12023): Found entity 1: pipelined_computer_sim
Info (12021): Found 1 design units, including 1 entities, in source file source/inverse.v
    Info (12023): Found entity 1: inverse
Info (12021): Found 1 design units, including 1 entities, in source file pipelined_computer_test.bdf
    Info (12023): Found entity 1: pipelined_computer_test
Info (12021): Found 1 design units, including 1 entities, in source file source/fiftym2one.v
    Info (12023): Found entity 1: fiftyM2one
Info (12127): Elaborating entity "pipelined_computer_test" for the top level hierarchy
Warning (275043): Pin "testout[9..0]" is missing source
Info (12128): Elaborating entity "pipelined_computer" for hierarchy "pipelined_computer:inst"
Info (12128): Elaborating entity "pipepc" for hierarchy "pipelined_computer:inst|pipepc:prog_cnt"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipelined_computer:inst|pipeif:if_stage"
Info (12128): Elaborating entity "irom" for hierarchy "pipelined_computer:inst|pipeif:if_stage|irom:irom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./source/pipelined_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shj1.tdf
    Info (12023): Found entity 1: altsyncram_shj1
Info (12128): Elaborating entity "altsyncram_shj1" for hierarchy "pipelined_computer:inst|pipeif:if_stage|irom:irom_inst|altsyncram:altsyncram_component|altsyncram_shj1:auto_generated"
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipelined_computer:inst|pipeif:if_stage|mux4x32:newpc"
Info (12128): Elaborating entity "pipefdreg" for hierarchy "pipelined_computer:inst|pipefdreg:inst_reg"
Info (12128): Elaborating entity "pipeid" for hierarchy "pipelined_computer:inst|pipeid:id_stage"
Info (12128): Elaborating entity "pipecu" for hierarchy "pipelined_computer:inst|pipeid:id_stage|pipecu:pcu"
Info (12128): Elaborating entity "regfile" for hierarchy "pipelined_computer:inst|pipeid:id_stage|regfile:rf"
Info (12128): Elaborating entity "pipedereg" for hierarchy "pipelined_computer:inst|pipedereg:de_reg"
Info (12128): Elaborating entity "pipeexe" for hierarchy "pipelined_computer:inst|pipeexe:exe_stage"
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipelined_computer:inst|pipeexe:exe_stage|mux2x32:alu_b"
Info (12128): Elaborating entity "alu" for hierarchy "pipelined_computer:inst|pipeexe:exe_stage|alu:agorithm_logic_unit"
Info (12128): Elaborating entity "pipeemreg" for hierarchy "pipelined_computer:inst|pipeemreg:em_reg"
Info (12128): Elaborating entity "pipemem" for hierarchy "pipelined_computer:inst|pipemem:mem_stage"
Info (12128): Elaborating entity "dram" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./source/pipelined_datamem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90n1.tdf
    Info (12023): Found entity 1: altsyncram_90n1
Info (12128): Elaborating entity "altsyncram_90n1" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|dram:dram_inst|altsyncram:altsyncram_component|altsyncram_90n1:auto_generated"
Info (12128): Elaborating entity "io_output_reg" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_output_reg:io_output_regx2"
Info (12128): Elaborating entity "io_input_reg" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2"
Info (12128): Elaborating entity "io_input_mux" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"
Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[1]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[2]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[3]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[4]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[5]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[6]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[7]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[8]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[9]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[10]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[11]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[12]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[13]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[14]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[15]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[16]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[17]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[18]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[19]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[20]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[21]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[22]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[23]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[24]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[25]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[26]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[27]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[28]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[29]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[30]" at io_input_reg.v(29)
Info (10041): Inferred latch for "y[31]" at io_input_reg.v(29)
Info (12128): Elaborating entity "pipemwreg" for hierarchy "pipelined_computer:inst|pipemwreg:mw_reg"
Info (12128): Elaborating entity "sevenseg" for hierarchy "pipelined_computer:inst|sevenseg:sevenseg5"
Info (12128): Elaborating entity "inverse" for hierarchy "inverse:inst1"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4699 megabytes
    Info: Processing ended: Thu Jun 06 21:11:14 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


