INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tanjf/Desktop/exp5/exp5.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
