INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Project 1.2/Project 1.2.sim/sim_1/synth/func/xsim/InstructionMemory_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module Two4DigitDisplay
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Project 1.2/Project 1.2.srcs/sources_1/imports/Documents/1-InstructionFetchUnit/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'InstructionMemory' [C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Project 1.2/Project 1.2.srcs/sources_1/imports/Documents/1-InstructionFetchUnit/InstructionMemory.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mares/OneDrive/Documents/GitHub/369Lab1/Project 1.2/Project 1.2.srcs/sources_1/imports/Documents/1-InstructionFetchUnit/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
