
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004036                       # Number of seconds simulated
sim_ticks                                  4035744000                       # Number of ticks simulated
final_tick                                 4035744000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197075                       # Simulator instruction rate (inst/s)
host_op_rate                                   656549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              264738967                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810532                       # Number of bytes of host memory used
host_seconds                                    15.24                       # Real time elapsed on the host
sim_insts                                     3004263                       # Number of instructions simulated
sim_ops                                      10008591                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            19712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19712                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               308                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               175                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  483                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             4884353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             2775201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7659554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        4884353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4884353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            4884353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            2775201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7659554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          483                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   30912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    30912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     4035631000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    483                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      302                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      125                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       34                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     270.769231                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    181.392262                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    269.947180                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            29     27.88%     27.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           35     33.65%     61.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     16.35%     77.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            7      6.73%     84.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.88%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      4.81%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      2.88%     95.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            5      4.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           104                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       9230000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 18286250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19109.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37859.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          7.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       7.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.06                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       368                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.19                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     8355343.69                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  1949220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4036740                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                185760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         15283980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2933280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         957012840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               986414175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             244.419412                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            4026344500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        311000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    3985252500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7638750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7197250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     33518500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    163185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3211380                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                227520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         15509700                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3096480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         957200340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               985553205                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             244.206076                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            4027892750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        420000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1826000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3986033500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8063250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5382000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     34019250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1003068                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1003068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               556                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1002706                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     254                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 82                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1002706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1000425                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2281                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          430                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2001665                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1001624                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            71                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1814                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           144                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4035745                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3014651                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1003068                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1000679                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4010158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1222                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           522                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      1708                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4021817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.493808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.122298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2017324     50.16%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      259      0.01%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   750259     18.65%     68.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      181      0.00%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   250222      6.22%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      252      0.01%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   250109      6.22%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      170      0.00%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   753041     18.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4021817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.248546                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.746987                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   509626                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2257762                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      3404                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1250414                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    611                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10026899                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    611                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   759931                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  254361                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            771                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1003464                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2002679                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10025057                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1999892                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2690                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12026992                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              23061292                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13036127                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               854                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12009338                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17654                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5001126                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2002303                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1002238                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2000082                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1000060                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10021412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  89                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10017282                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                64                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             81                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4021817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.490735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.950548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              267008      6.64%      6.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1138      0.03%      6.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1750794     43.53%     50.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1500525     37.31%     87.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              500575     12.45%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 697      0.02%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 576      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 292      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 212      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4021817                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     140     76.92%     76.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     8      4.40%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      8      4.40%     85.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19     10.44%     96.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.55%     96.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                6      3.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               316      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7013157     70.01%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 197      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2001747     19.98%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1001608     10.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              68      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            154      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10017282                       # Type of FU issued
system.cpu.iq.rate                           2.482139                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         182                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000018                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24055752                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10033652                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10015286                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 875                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                780                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          386                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10016704                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     444                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2000085                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1547                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1232                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    611                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1668                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2227                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10021501                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2002303                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1002238                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2217                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            102                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          641                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  743                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10016224                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2001661                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1058                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3003283                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1001439                       # Number of branches executed
system.cpu.iew.exec_stores                    1001622                       # Number of stores executed
system.cpu.iew.exec_rate                     2.481877                       # Inst execution rate
system.cpu.iew.wb_sent                       10015943                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10015672                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7260473                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8265839                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.481741                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.878371                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12909                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               591                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4019696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.489888                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.292070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1016764     25.29%     25.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1000932     24.90%     50.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          660      0.02%     50.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1000469     24.89%     75.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          320      0.01%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          184      0.00%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1000068     24.88%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           68      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          231      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4019696                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3004263                       # Number of instructions committed
system.cpu.commit.committedOps               10008591                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3001762                       # Number of memory references committed
system.cpu.commit.loads                       2000756                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1000935                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        302                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10008454                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7006646     70.01%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            118      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000730     19.99%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1000854     10.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           26      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10008591                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   231                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14040965                       # The number of ROB reads
system.cpu.rob.rob_writes                    20045148                       # The number of ROB writes
system.cpu.timesIdled                             181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           13928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3004263                       # Number of Instructions Simulated
system.cpu.committedOps                      10008591                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.343339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.343339                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.744413                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.744413                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13020760                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8012417                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      184                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5006690                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4004153                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5007467                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 7                       # number of replacements
system.cpu.dcache.tags.tagsinuse           148.526479                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1002238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5599.094972                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   148.526479                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.145045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.145045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2005201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2005201                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1323                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1000915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1000915                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1002238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1002238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1002238                       # number of overall hits
system.cpu.dcache.overall_hits::total         1002238                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          273                       # number of overall misses
system.cpu.dcache.overall_misses::total           273                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18310000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10050000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10050000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     28360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28360000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     28360000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28360000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1001007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1001007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1002511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1002511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1002511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1002511                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.120346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120346                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000272                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 101160.220994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101160.220994                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 109239.130435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109239.130435                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103882.783883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103882.783883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103882.783883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103882.783883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          446                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           93                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           94                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10732000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9760000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     20492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     20492000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20492000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.058511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058511                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 121954.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 121954.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 107252.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107252.747253                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 114480.446927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114480.446927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 114480.446927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114480.446927                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               124                       # number of replacements
system.cpu.icache.tags.tagsinuse           210.295575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1280                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.809524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   210.295575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.821467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.821467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3752                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1280                       # number of overall hits
system.cpu.icache.overall_hits::total            1280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           428                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          428                       # number of overall misses
system.cpu.icache.overall_misses::total           428                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43297000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43297000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43297000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43297000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43297000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43297000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1708                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250585                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.250585                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250585                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.250585                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250585                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.250585                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 101161.214953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101161.214953                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 101161.214953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101161.214953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 101161.214953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101161.214953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           91                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           91                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34457000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.197307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.197307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.197307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.197307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.197307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.197307                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 102246.290801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102246.290801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 102246.290801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102246.290801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 102246.290801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102246.290801                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            647                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 424                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             6                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               125                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            425                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          795                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                516                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011628                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.107308                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      510     98.84%     98.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      1.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  516                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               659000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1008000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              537000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              437.354200                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    161                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  483                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.333333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   284.852097                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   152.502104                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.069544                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037232                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.106776                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.117920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5643                       # Number of tag accesses
system.l2cache.tags.data_accesses                5643                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            6                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               26                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              26                       # number of overall hits
system.l2cache.overall_hits::cpu.data               4                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          309                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           84                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          393                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            309                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            175                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               484                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           309                       # number of overall misses
system.l2cache.overall_misses::cpu.data           175                       # number of overall misses
system.l2cache.overall_misses::total              484                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9487000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9487000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     32887000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10375000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     43262000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     32887000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     19862000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     52749000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     32887000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     19862000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     52749000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          423                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          335                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          179                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             514                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          335                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          179                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            514                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.922388                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.954545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.929078                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.922388                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.977654                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.941634                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.922388                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.977654                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.941634                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 104252.747253                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 104252.747253                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 106430.420712                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 123511.904762                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 110081.424936                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 106430.420712                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 113497.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 108985.537190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 106430.420712                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 113497.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 108985.537190                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          309                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           84                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          309                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          175                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          309                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          175                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7667000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7667000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     26727000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      8695000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35422000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     26727000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     16362000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     43089000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     26727000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     16362000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43089000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.922388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.954545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.929078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.922388                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.977654                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.941634                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.922388                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.977654                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.941634                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 84252.747253                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 84252.747253                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 86495.145631                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103511.904762                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90132.315522                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 86495.145631                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 93497.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89026.859504                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 86495.145631                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 93497.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89026.859504                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4035744000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 483                       # Request fanout histogram
system.membus.reqLayer2.occupancy              483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2562500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
