// SPDX-License-Identifier: Apache-2.0
// Copyright (c) 2026 Kaden Schutt
// hipfire — see LICENSE and NOTICE in the project root.

//! Attention, KV cache, DFlash, pflash, triattn, kv_compact, and vision attention dispatch.

use crate::kernels;
use crate::DType;
use crate::Gpu;
use crate::GpuTensor;
use hip_bridge::{DeviceBuffer, HipResult};
use std::ffi::c_void;

/// HIP `hipDeviceAttributeMaxSharedMemoryPerBlock` (CUDA-compatible block).
/// Verified against ROCm 5.x/6.x/7.x headers: ordinal 74.
const HIP_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK: i32 = 74;

/// Conservative per-block shared-memory ceiling when the device attribute is
/// unavailable. Matches the RDNA3/4 hard launch limit used elsewhere in-tree.
const ATTENTION_Q8_INDEPENDENT_LDS_FALLBACK_BYTES: usize = 64 * 1024;

/// Dynamic LDS bytes for [`Gpu::attention_q8_0_kv_independent`].
///
/// Kernel layout (see `attention_q8_0_kv_batched.hip`):
/// `scores[lane_capacity] + workspace[block] + q_shared[head_dim]`, all f32,
/// with `block = next_power_of_two(max(lane_capacity, head_dim)).min(256)`.
/// Independent lanes never need more scores than one lane's capacity.
#[inline]
pub fn attention_q8_0_kv_independent_lds_bytes(lane_capacity: usize, head_dim: usize) -> usize {
    let block = (lane_capacity.max(head_dim) as u32)
        .next_power_of_two()
        .min(256) as usize;
    lane_capacity
        .saturating_add(block)
        .saturating_add(head_dim)
        .saturating_mul(4)
}

/// Largest independent lane capacity admitted by this GPU's shared-memory
/// limit. Zero means independent batching cannot launch on this device.
pub fn attention_q8_0_kv_independent_max_lane_capacity(
    shared_mem_limit: usize,
    head_dim: usize,
) -> usize {
    let mut lo = 0usize;
    let mut hi = shared_mem_limit / 4;
    while lo < hi {
        let mid = (lo + hi + 1) / 2;
        if attention_q8_0_kv_independent_lds_bytes(mid, head_dim) <= shared_mem_limit {
            lo = mid;
        } else {
            hi = mid - 1;
        }
    }
    lo
}

fn q8_flash_default_tile_size(
    arch: &str,
    n_heads: usize,
    n_kv_heads: usize,
    head_dim: usize,
    max_seq: usize,
) -> usize {
    // Qwen3.5-0.8B's small full-attention shape is under-parallelized at
    // the generic gfx12 tile of 128. Keep this independently certified
    // specialization shape-bound so larger gfx12 models retain tile128.
    let gfx12_small_dense_shape =
        arch.starts_with("gfx12") && n_heads == 8 && n_kv_heads == 2 && head_dim == 256;
    let gfx1151_radiowave_shape = arch == "gfx1151"
        && n_heads == 16
        && n_kv_heads == 2
        && head_dim == 256
        && max_seq == 2_048;
    if gfx12_small_dense_shape {
        16
    } else if arch == "gfx1100" || gfx1151_radiowave_shape {
        32
    } else {
        128
    }
}

/// Architecture- and shape-aware tile geometry for scalar Q8 decode attention.
///
/// The kernel accepts the tile as a kernarg, so this does not fork codegen.
/// Restricting the surface to powers of two keeps the partial-buffer layout
/// and retained-grid contract straightforward. The gfx1100 default is the
/// stationary winner at tg128. The gfx1151 tile32 default is admitted only
/// for the certified Qwen3.6 A3B Q8 replay shape. The gfx12 tile16 default is
/// likewise limited to its certified Qwen3.5-0.8B shape.
pub fn q8_flash_tile_size(
    arch: &str,
    n_heads: usize,
    n_kv_heads: usize,
    head_dim: usize,
    max_seq: usize,
) -> usize {
    hipfire_config::developer_var("HIPFIRE_Q8_FLASH_TILE")
        .ok()
        .and_then(|value| value.parse::<usize>().ok())
        .filter(|value| matches!(value, 16 | 32 | 64 | 128 | 256))
        .unwrap_or_else(|| q8_flash_default_tile_size(arch, n_heads, n_kv_heads, head_dim, max_seq))
}

const V_MODE_Q8: i32 = 8;

fn gfx1100_asym3_q8_pair_enabled(gpu: &Gpu, head_dim: usize) -> bool {
    // Qwen3.6-27B graph-on decode: three fresh-process samples per
    // arm measured +0.61% by median (+0.11/+0.45/+0.61% paired),
    // while attribution removed exactly 16 dispatches/token.
    gpu.arch_caps.is_gfx1100()
        && head_dim == 256
        && !gpu.replay.is_recording()
        && hipfire_config::developer_bool("HIPFIRE_GFX1100_ASYM3_Q8_PAIR", true)
}

#[inline]
fn replay_stable_tile_count(
    actual_tiles: usize,
    max_tiles: usize,
    graph_capture: bool,
    redline_recording: bool,
) -> usize {
    if graph_capture || redline_recording {
        max_tiles
    } else {
        actual_tiles
    }
}

/// Opt-in gate for the WMMA flash-attention prefill path.
fn is_wmma_fa_enabled() -> bool {
    hipfire_config::developer_bool("HIPFIRE_WMMA_FA", false)
}

/// Minimum chunk size to engage the WMMA-FA route.
fn wmma_fa_min_batch() -> usize {
    hipfire_config::developer_var("HIPFIRE_WMMA_FA_MIN_BATCH")
        .ok()
        .and_then(|s| s.parse::<usize>().ok())
        .unwrap_or(16)
}

/// Query rows one multi-row flash block owns. 8 is the register budget of the
/// kernel (ROWS x (Q, accumulator) per lane at head_dim 256). Measured on
/// gfx1100 at 33k context against the batched tile: 1.91x at 8 rows, 1.66x
/// at 4, 0.85x at 2 — so a block never takes fewer than 4 rows and the caller
/// keeps batches under 4 on the batched kernel.
fn flash_rows_per_block(batch_size: usize) -> usize {
    [8usize, 4]
        .into_iter()
        .find(|&r| r <= batch_size)
        .unwrap_or(0)
}

impl Gpu {
    /// DSpark bidirectional staging assembly (on-GPU; replaces a host
    /// d2h+assemble+h2d that forced ~2 stream syncs per stage).
    ///
    /// Builds `staged[block, head_dim, stage_w]` from the committed main_kv
    /// ring (`ring`, layout `[n_kv=1, head_dim, win]`) and the per-block KV
    /// (`block_kv`, `[block, kv_dim]`, `kv_dim == head_dim`). All `block` rows
    /// are identical (bidirectional); columns `>= n_committed+block` are zeroed.
    /// Runs on `active_stream` so it pipelines with the rest of the stage.
    #[allow(clippy::too_many_arguments)]
    pub fn dspark_stage_kv(
        &mut self,
        ring: &GpuTensor,
        block_kv: &GpuTensor,
        staged: &GpuTensor,
        win: usize,
        kv_dim: usize,
        head_dim: usize,
        n_committed: usize,
        block: usize,
        stage_w: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "dspark_stage_kv",
            kernels::DSPARK_STAGE_KV_SRC,
            "dspark_stage_kv",
        )?;

        let ring_ptr = ring.buf.as_ptr();
        let bkv_ptr = block_kv.buf.as_ptr();
        let st_ptr = staged.buf.as_ptr();
        let win_i = win as i32;
        let kvd = kv_dim as i32;
        let hd = head_dim as i32;
        let nc = n_committed as i32;
        let blk = block as i32;
        let sw = stage_w as i32;

        let mut params: Vec<*mut c_void> = vec![
            &ring_ptr as *const _ as *mut c_void,
            &bkv_ptr as *const _ as *mut c_void,
            &st_ptr as *const _ as *mut c_void,
            &win_i as *const _ as *mut c_void,
            &kvd as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &nc as *const _ as *mut c_void,
            &blk as *const _ as *mut c_void,
            &sw as *const _ as *mut c_void,
        ];

        let threads = 256u32;
        let grid_x = ((head_dim as u32) + threads - 1) / threads;
        self.launch_maybe_blob(
            "dspark_stage_kv",
            [grid_x, block as u32, 1],
            [threads, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(ring_ptr);
                b.push_ptr(bkv_ptr);
                b.push_ptr(st_ptr);
                b.push_i32(win_i);
                b.push_i32(kvd);
                b.push_i32(hd);
                b.push_i32(nc);
                b.push_i32(blk);
                b.push_i32(sw);
                b
            },
        )
    }

    /// accs_count: [n_layers * n_heads * n_bands] u64 sample counters.
    /// All accs_* buffers persist across calls; the kernel ADDS into them.
    ///
    /// Grid = [n_heads, n_bands, 1]. Block = [64, 1, 1]. Zero cross-block
    /// contention since each (layer, head, band) is written by exactly one
    /// block at a time (called sequentially per layer per chunk).
    pub fn triattn_accumulate(
        &mut self,
        q_batch: &DeviceBuffer,
        accs_sum_re: &DeviceBuffer,
        accs_sum_im: &DeviceBuffer,
        accs_sum_abs: &DeviceBuffer,
        accs_count: &DeviceBuffer,
        n_tokens: usize,
        n_heads: usize,
        head_dim: usize,
        layer_idx: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "triattn_accumulate",
            kernels::TRIATTN_ACCUMULATE_SRC,
            "triattn_accumulate_f32",
        )?;

        let n_bands = head_dim / 2;

        let mut q_ptr = q_batch.as_ptr();
        let mut sre_ptr = accs_sum_re.as_ptr();
        let mut sim_ptr = accs_sum_im.as_ptr();
        let mut sab_ptr = accs_sum_abs.as_ptr();
        let mut cnt_ptr = accs_count.as_ptr();
        let mut nt = n_tokens as i32;
        let mut nh = n_heads as i32;
        let mut hd = head_dim as i32;
        let mut li = layer_idx as i32;

        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut sre_ptr as *mut _ as *mut c_void,
            &mut sim_ptr as *mut _ as *mut c_void,
            &mut sab_ptr as *mut _ as *mut c_void,
            &mut cnt_ptr as *mut _ as *mut c_void,
            &mut nt as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
        ];

        self.launch_maybe_blob(
            "triattn_accumulate_f32",
            [n_heads as u32, n_bands as u32, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(sre_ptr);
                b.push_ptr(sim_ptr);
                b.push_ptr(sab_ptr);
                b.push_ptr(cnt_ptr);
                b.push_i32(nt);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_i32(li);
                b
            },
        )
    }

    /// GPU-side GQA attention.
    /// pos_buf: GPU buffer with single i32 position. Kernel computes seq_len = pos_buf[0] + 1.
    /// seq_len_hint: host-side seq_len for shared memory sizing (= pos + 1).
    pub fn attention_f32(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel("attention", kernels::ATTENTION_SRC, "attention_f32")?;
        let func = &self.functions["attention_f32"];

        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;

        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        // When a stream is active (graph capture mode), use max_seq for shared mem
        // so the captured graph works for all sequence lengths.
        let effective_seq = if self.active_stream.is_some() {
            max_seq
        } else {
            seq_len_hint
        };
        let block_size = (effective_seq.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((effective_seq + block_size as usize) * 4) as u32;

        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Flash-decoding attention: split KV scan for long sequences.
    /// Automatically chooses single-block or multi-block based on seq_len.
    pub fn attention_flash(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        partials: &GpuTensor,
        seq_len: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();

        // Choose chunk size: aim for 4-16 chunks
        let chunk_size = if seq_len <= 128 { seq_len } else { 128 };
        let n_chunks = (seq_len + chunk_size - 1) / chunk_size;

        // Phase 1: compute partial attention per chunk
        self.ensure_kernel(
            "attention_flash_partial",
            kernels::ATTENTION_FLASH_SRC,
            "attention_flash_partial",
        )?;

        let q_ptr = q.buf.as_ptr();
        let k_ptr = k_cache.buf.as_ptr();
        let v_ptr = v_cache.buf.as_ptr();
        let p_ptr = partials.buf.as_ptr();
        let sl = seq_len as i32;
        let nh = n_heads as i32;
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let ms = max_seq as i32;
        let sc = scale;
        let cs = chunk_size as i32;

        let mut params1: Vec<*mut c_void> = vec![
            &q_ptr as *const _ as *mut c_void,
            &k_ptr as *const _ as *mut c_void,
            &v_ptr as *const _ as *mut c_void,
            &p_ptr as *const _ as *mut c_void,
            &sl as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &ms as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &cs as *const _ as *mut c_void,
        ];

        let block_size = 128u32.min(chunk_size as u32).next_power_of_two();
        let shared_mem = ((chunk_size + block_size as usize) * 4) as u32;

        self.launch_maybe_blob(
            "attention_flash_partial",
            [n_heads as u32, n_chunks as u32, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params1,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(p_ptr);
                b.push_i32(sl);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(cs);
                b
            },
        )?;

        // Phase 2: reduce partials
        self.ensure_kernel(
            "attention_flash_reduce",
            kernels::ATTENTION_FLASH_SRC,
            "attention_flash_reduce",
        )?;

        let p_ptr2 = partials.buf.as_ptr();
        let out_ptr = out.buf.as_ptr();
        let nh2 = n_heads as i32;
        let nc = n_chunks as i32;
        let hd2 = head_dim as i32;

        let mut params2: Vec<*mut c_void> = vec![
            &p_ptr2 as *const _ as *mut c_void,
            &out_ptr as *const _ as *mut c_void,
            &nh2 as *const _ as *mut c_void,
            &nc as *const _ as *mut c_void,
            &hd2 as *const _ as *mut c_void,
        ];

        let reduce_block = head_dim.min(256) as u32;
        self.launch_maybe_blob(
            "attention_flash_reduce",
            [n_heads as u32, 1, 1],
            [reduce_block, 1, 1],
            0,
            &mut params2,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(p_ptr2);
                b.push_ptr(out_ptr);
                b.push_i32(nh2);
                b.push_i32(nc);
                b.push_i32(hd2);
                b
            },
        )
    }

    /// GQA-aware split-K flash decode: one phase-1 block per (kv_head, chunk)
    /// reuses a single K/V load across its query-head group (n_heads/n_kv_heads),
    /// so the KV cache is traversed n_kv_heads× not n_heads×. Phase-2 reuses
    /// `attention_flash_reduce`. Same partials buffer as `attention_flash`.
    pub fn attention_flash_gqa(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        partials: &GpuTensor,
        seq_len: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let cs_cap = hipfire_config::developer_var("HIPFIRE_GQA_CHUNK")
            .ok()
            .and_then(|v| v.parse().ok())
            .unwrap_or(128);
        let chunk_size = if seq_len <= cs_cap { seq_len } else { cs_cap };
        let n_chunks = (seq_len + chunk_size - 1) / chunk_size;

        self.ensure_kernel(
            "attention_flash_gqa_partial",
            kernels::ATTENTION_FLASH_GQA_SRC,
            "attention_flash_gqa_partial",
        )?;
        let q_ptr = q.buf.as_ptr();
        let k_ptr = k_cache.buf.as_ptr();
        let v_ptr = v_cache.buf.as_ptr();
        let p_ptr = partials.buf.as_ptr();
        let sl = seq_len as i32;
        let nh = n_heads as i32;
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let ms = max_seq as i32;
        let sc = scale;
        let cs = chunk_size as i32;
        let mut p1: Vec<*mut c_void> = vec![
            &q_ptr as *const _ as *mut c_void,
            &k_ptr as *const _ as *mut c_void,
            &v_ptr as *const _ as *mut c_void,
            &p_ptr as *const _ as *mut c_void,
            &sl as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &ms as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &cs as *const _ as *mut c_void,
        ];
        let block = 128u32.min(chunk_size as u32).next_power_of_two();
        let shmem = ((chunk_size + block as usize) * 4) as u32;
        self.launch_maybe_blob(
            "attention_flash_gqa_partial",
            [n_kv_heads as u32, n_chunks as u32, 1],
            [block, 1, 1],
            shmem,
            &mut p1,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(p_ptr);
                b.push_i32(sl);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(cs);
                b
            },
        )?;

        self.ensure_kernel(
            "attention_flash_reduce",
            kernels::ATTENTION_FLASH_SRC,
            "attention_flash_reduce",
        )?;
        let p2_ptr = partials.buf.as_ptr();
        let o_ptr = out.buf.as_ptr();
        let nh2 = n_heads as i32;
        let nc = n_chunks as i32;
        let hd2 = head_dim as i32;
        let mut p2: Vec<*mut c_void> = vec![
            &p2_ptr as *const _ as *mut c_void,
            &o_ptr as *const _ as *mut c_void,
            &nh2 as *const _ as *mut c_void,
            &nc as *const _ as *mut c_void,
            &hd2 as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_flash_reduce",
            [n_heads as u32, 1, 1],
            [head_dim.min(256) as u32, 1, 1],
            0,
            &mut p2,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(p2_ptr);
                b.push_ptr(o_ptr);
                b.push_i32(nh2);
                b.push_i32(nc);
                b.push_i32(hd2);
                b
            },
        )
    }

    /// Single-launch GQA decode: one block per kv_head streams all KV once,
    /// accumulates online-softmax for the group in LDS, writes O. No partials,
    /// no reduce. Grid = n_kv_heads. Probe of launch-vs-occupancy floor.
    pub fn attention_flash_gqa_fused(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        seq_len: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        self.ensure_kernel(
            "attention_flash_gqa_fused",
            kernels::ATTENTION_FLASH_GQA_FUSED_SRC,
            "attention_flash_gqa_fused",
        )?;
        let f = &self.functions["attention_flash_gqa_fused"];
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut o_ptr = out.buf.as_ptr();
        let mut sl = seq_len as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let kv_group = n_heads / n_kv_heads;
        let block = 128u32;
        let shmem = ((kv_group * head_dim + block as usize) * 4) as u32;
        let mut p: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut o_ptr as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                f,
                [n_kv_heads as u32, 1, 1],
                [block, 1, 1],
                shmem,
                self.stream_ref(),
                &mut p,
            )
        }
    }

    /// Warp-cooperative GQA decode attention. One warp per head in the kv-group,
    /// chunked KV processing with partials + reduce.
    /// 3.5x faster than scalar attention_flash on decode (271 -> 77 us).
    /// Grid=[n_kv_heads, n_chunks], block=[kv_group*32].
    pub fn attention_gqa_warp(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        partials: &GpuTensor,
        seq_len: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let cs_cap = hipfire_config::developer_var("HIPFIRE_GQA_CHUNK")
            .ok()
            .and_then(|v| v.parse().ok())
            .unwrap_or(128);
        let chunk_size = if seq_len <= cs_cap {
            seq_len
        } else {
            cs_cap.max(128)
        };
        let n_chunks = (seq_len + chunk_size - 1) / chunk_size;
        let kv_group = n_heads / n_kv_heads;
        let block = (kv_group * 32) as u32;

        self.ensure_kernel(
            "attention_gqa_warp",
            kernels::ATTENTION_GQA_WARP_SRC,
            "attention_gqa_warp",
        )?;
        let q_ptr = q.buf.as_ptr();
        let k_ptr = k_cache.buf.as_ptr();
        let v_ptr = v_cache.buf.as_ptr();
        let p_ptr = partials.buf.as_ptr();
        let sl = seq_len as i32;
        let nh = n_heads as i32;
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let ms = max_seq as i32;
        let sc = scale;
        let cs = chunk_size as i32;
        let mut p1: Vec<*mut c_void> = vec![
            &q_ptr as *const _ as *mut c_void,
            &k_ptr as *const _ as *mut c_void,
            &v_ptr as *const _ as *mut c_void,
            &p_ptr as *const _ as *mut c_void,
            &sl as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &ms as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &cs as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_gqa_warp",
            [n_kv_heads as u32, n_chunks as u32, 1],
            [block, 1, 1],
            0,
            &mut p1,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(p_ptr);
                b.push_i32(sl);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(cs);
                b
            },
        )?;

        self.ensure_kernel(
            "attention_flash_reduce",
            kernels::ATTENTION_FLASH_SRC,
            "attention_flash_reduce",
        )?;
        let p2_ptr = partials.buf.as_ptr();
        let o_ptr = out.buf.as_ptr();
        let nh2 = n_heads as i32;
        let nc = n_chunks as i32;
        let hd2 = head_dim as i32;
        let mut p2: Vec<*mut c_void> = vec![
            &p2_ptr as *const _ as *mut c_void,
            &o_ptr as *const _ as *mut c_void,
            &nh2 as *const _ as *mut c_void,
            &nc as *const _ as *mut c_void,
            &hd2 as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_flash_reduce",
            [n_heads as u32, 1, 1],
            [head_dim.min(256) as u32, 1, 1],
            0,
            &mut p2,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(p2_ptr);
                b.push_ptr(o_ptr);
                b.push_i32(nh2);
                b.push_i32(nc);
                b.push_i32(hd2);
                b
            },
        )
    }

    /// Warp-cooperative GQA decode attention with device-side seq_len.
    /// Identical to `attention_gqa_warp` but reads seq_len from a device
    /// pointer instead of a scalar kernarg. Used for hipGraph decode capture.
    pub fn attention_gqa_warp_dv(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        partials: &GpuTensor,
        seq_len_buf: &DeviceBuffer,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        chunk_size: usize,
        n_chunks: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let kv_group = n_heads / n_kv_heads;
        let block = (kv_group * 32) as u32;

        self.ensure_kernel(
            "attention_gqa_warp_dv",
            kernels::ATTENTION_GQA_WARP_DV_SRC,
            "attention_gqa_warp_dv",
        )?;
        let q_ptr = q.buf.as_ptr();
        let k_ptr = k_cache.buf.as_ptr();
        let v_ptr = v_cache.buf.as_ptr();
        let p_ptr = partials.buf.as_ptr();
        let sl_ptr = seq_len_buf.as_ptr();
        let nh = n_heads as i32;
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let ms = max_seq as i32;
        let sc = scale;
        let cs = chunk_size as i32;
        let mut p1: Vec<*mut c_void> = vec![
            &q_ptr as *const _ as *mut c_void,
            &k_ptr as *const _ as *mut c_void,
            &v_ptr as *const _ as *mut c_void,
            &p_ptr as *const _ as *mut c_void,
            &sl_ptr as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &ms as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &cs as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_gqa_warp_dv",
            [n_kv_heads as u32, n_chunks as u32, 1],
            [block, 1, 1],
            0,
            &mut p1,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(p_ptr);
                b.push_ptr(sl_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(cs);
                b
            },
        )?;

        self.ensure_kernel(
            "attention_flash_reduce",
            kernels::ATTENTION_FLASH_SRC,
            "attention_flash_reduce",
        )?;
        let p2_ptr = partials.buf.as_ptr();
        let o_ptr = out.buf.as_ptr();
        let nh2 = n_heads as i32;
        let nc = n_chunks as i32;
        let hd2 = head_dim as i32;
        let mut p2: Vec<*mut c_void> = vec![
            &p2_ptr as *const _ as *mut c_void,
            &o_ptr as *const _ as *mut c_void,
            &nh2 as *const _ as *mut c_void,
            &nc as *const _ as *mut c_void,
            &hd2 as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_flash_reduce",
            [n_heads as u32, 1, 1],
            [head_dim.min(256) as u32, 1, 1],
            0,
            &mut p2,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(p2_ptr);
                b.push_ptr(o_ptr);
                b.push_i32(nh2);
                b.push_i32(nc);
                b.push_i32(hd2);
                b
            },
        )
    }

    /// Write KV to HFQ4 co-located block (72 bytes per head: scale+zero+nibbles).
    pub fn kv_cache_write_hfq4(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_hfq4",
            kernels::KV_CACHE_WRITE_HFQ4_SRC,
            "kv_cache_write_hfq4",
        )?;
        let func = &self.functions["kv_cache_write_hfq4"];
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with HFQ4 KV blocks (72 bytes per head, co-located).
    pub fn attention_hfq4_kv(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_hfq4_kv",
            kernels::ATTENTION_HFQ4_KV_SRC,
            "attention_hfq4_kv",
        )?;
        let func = &self.functions["attention_hfq4_kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kp = k_cache.buf.as_ptr();
        let mut vp = v_cache.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        // scores[seq_len] + ws[block_size] + q_shared[head_dim]
        let shared_mem = ((seq_len_hint + block_size as usize + head_dim) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// INT8 co-located with f16 scale (matches Q8_0 precision, one block per head).
    pub fn kv_cache_write_int8c_f16(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_int8c_f16",
            kernels::KV_CACHE_WRITE_INT8C_F16_SRC,
            "kv_cache_write_int8c_f16",
        )?;
        let func = &self.functions["kv_cache_write_int8c_f16"];
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    pub fn attention_int8c_f16_kv(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_int8c_f16_kv",
            kernels::ATTENTION_INT8C_F16_KV_SRC,
            "attention_int8c_f16_kv",
        )?;
        let func = &self.functions["attention_int8c_f16_kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kp = k_cache.buf.as_ptr();
        let mut vp = v_cache.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Write KV to INT8 co-located block (f32 scale + int8 data, symmetric).
    pub fn kv_cache_write_int8c(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_int8c",
            kernels::KV_CACHE_WRITE_INT8C_SRC,
            "kv_cache_write_int8c",
        )?;
        let func = &self.functions["kv_cache_write_int8c"];
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with INT8 co-located KV blocks.
    pub fn attention_int8c_kv(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_int8c_kv",
            kernels::ATTENTION_INT8C_KV_SRC,
            "attention_int8c_kv",
        )?;
        let func = &self.functions["attention_int8c_kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kp = k_cache.buf.as_ptr();
        let mut vp = v_cache.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize + head_dim) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Write KV to HFQ8 cache (FP32 scale+zero, contiguous uint8).
    pub fn kv_cache_write_hfq8(
        &mut self,
        dst_data: &GpuTensor,
        dst_scales: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_hfq8",
            kernels::KV_CACHE_WRITE_HFQ8_SRC,
            "kv_cache_write_hfq8",
        )?;
        let func = &self.functions["kv_cache_write_hfq8"];
        let mut dd = dst_data.buf.as_ptr();
        let mut ds = dst_scales.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut dd as *mut _ as *mut c_void,
            &mut ds as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with HFQ8 KV cache.
    pub fn attention_hfq8_kv(
        &mut self,
        q: &GpuTensor,
        k_data: &GpuTensor,
        k_scales: &GpuTensor,
        v_data: &GpuTensor,
        v_scales: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_hfq8_kv",
            kernels::ATTENTION_HFQ8_KV_SRC,
            "attention_hfq8_kv",
        )?;
        let func = &self.functions["attention_hfq8_kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kd = k_data.buf.as_ptr();
        let mut ks = k_scales.buf.as_ptr();
        let mut vd = v_data.buf.as_ptr();
        let mut vs = v_scales.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kd as *mut _ as *mut c_void,
            &mut ks as *mut _ as *mut c_void,
            &mut vd as *mut _ as *mut c_void,
            &mut vs as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Write KV to INT8 cache (separate scale array).
    pub fn kv_cache_write_int8(
        &mut self,
        dst_vals: &GpuTensor,
        dst_scales: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_int8",
            kernels::KV_CACHE_WRITE_INT8_SRC,
            "kv_cache_write_int8",
        )?;
        let func = &self.functions["kv_cache_write_int8"];
        let mut dv = dst_vals.buf.as_ptr();
        let mut ds = dst_scales.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut dv as *mut _ as *mut c_void,
            &mut ds as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with INT8 KV (separate scale array).
    pub fn attention_int8_kv(
        &mut self,
        q: &GpuTensor,
        k_vals: &GpuTensor,
        k_scales: &GpuTensor,
        v_vals: &GpuTensor,
        v_scales: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_int8_kv",
            kernels::ATTENTION_INT8_KV_SRC,
            "attention_int8_kv",
        )?;
        let func = &self.functions["attention_int8_kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut kv_ptr = k_vals.buf.as_ptr();
        let mut ks_ptr = k_scales.buf.as_ptr();
        let mut vv_ptr = v_vals.buf.as_ptr();
        let mut vs_ptr = v_scales.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut kv_ptr as *mut _ as *mut c_void,
            &mut ks_ptr as *mut _ as *mut c_void,
            &mut vv_ptr as *mut _ as *mut c_void,
            &mut vs_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Batched causal attention: all query positions in one launch.
    /// Q: [seq_len × n_heads × head_dim], K/V: [seq_len × n_kv_heads × head_dim].
    pub fn attention_causal_batched(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        seq_len: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_causal_batched",
            kernels::ATTENTION_CAUSAL_BATCHED_SRC,
            "attention_causal_batched",
        )?;
        let func = &self.functions["attention_causal_batched"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kp = k.buf.as_ptr();
        let mut vp = v.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut sl = seq_len as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        // Block size: enough threads to cover head_dim and seq_len
        let block_size = 128u32.min((seq_len.max(head_dim) as u32).next_power_of_two());
        // Shared: scores[seq_len] + workspace[block_size]
        let shared_mem = ((seq_len + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, seq_len as u32, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Batched decode-with-history attention over an F32 KV cache.
    ///
    /// `q` is a `[batch × n_heads × head_dim]` block of query rows; row `i` lives
    /// at absolute position `base + i`. K/V are read directly from the persistent
    /// F32 cache (`[max_seq × n_kv_heads × head_dim]`, indexed by absolute
    /// position), so each row attends to the FULL history `[0 .. base+i]`. The
    /// caller MUST have written the block's own post-RoPE K/V into the cache at
    /// positions `[base .. base+batch)` before calling, so the in-block causal
    /// prefix is present.
    ///
    /// One block per `(head, row)` running a single-pass softmax over `ctx_len =
    /// base + i + 1` — the same per-token flash-decode math `forward_step` runs
    /// sequentially, but block-parallel. Writes `out` `[batch × n_heads × head_dim]`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_decode_batched_history(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        batch: usize,
        base: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_decode_batched_history",
            kernels::ATTENTION_DECODE_BATCHED_HISTORY_SRC,
            "attention_decode_batched_history",
        )?;
        let func = &self.functions["attention_decode_batched_history"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = q.buf.as_ptr();
        let mut kp = k_cache.buf.as_ptr();
        let mut vp = v_cache.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut b = batch as i32;
        let mut base_i = base as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut b as *mut _ as *mut c_void,
            &mut base_i as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        // Max context any row attends to (the last block row sees the most).
        let max_ctx = base + batch; // = base + (batch-1) + 1
        let block_size = 128u32.min((max_ctx.max(head_dim) as u32).next_power_of_two());
        // scores[max_ctx] + workspace[block_size]
        let shared_mem = ((max_ctx + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, batch as u32, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Batched Q8_0 KV cache write: quantize multiple positions in one launch.
    ///
    /// `slot_descs` / `row_slot`: when both `Some`, `row_slot[b]` selects the
    /// `KvSlotDesc` used to translate the destination address for batch row
    /// `b`, letting one launch write several independent sequences into
    /// disjoint KV slabs. When either is `None` the kernel falls back to
    /// legacy single-arena addressing derived from `positions`, byte-identical
    /// to the pre-slot kernel.
    pub fn kv_cache_write_q8_0_batched_slots(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        assert_eq!(
            slot_descs.is_some(),
            row_slot.is_some(),
            "kv_cache_write_q8_0_batched_slots: slot_descs and row_slot are both-or-neither. \
             Passing only slot_descs silently pins every row to slot 0, writing every \
             sequence's KV into slot 0's slab."
        );
        self.bind_thread()?;
        // The kernel source `#include`s kv_slot_desc.h, but the runtime hipcc
        // compile happens in a cache dir with no -I to kernels/src. Strip the
        // directive and prepend the header body instead (same pattern as
        // attention_q8_0_kv_batched_masked_slots). Guarded behind the
        // functions cache check so the format!/replace allocation only runs
        // once, not on every launch of this hot path.
        if !self.functions.contains_key("kv_cache_write_q8_0_batched") {
            let stripped =
                kernels::KV_CACHE_WRITE_Q8_0_BATCHED_SRC.replace("#include \"kv_slot_desc.h\"", "");
            let src = format!("{}\n{}", kernels::KV_SLOT_DESC_H, stripped);
            self.ensure_kernel(
                "kv_cache_write_q8_0_batched",
                &src,
                "kv_cache_write_q8_0_batched",
            )?;
        }
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = positions.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut desc_ptr: *mut std::ffi::c_void = match slot_descs {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut rs_ptr: *mut std::ffi::c_void = match row_slot {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut rs_ptr as *mut _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        let desc_raw = desc_ptr; // alias for move into closure
        let rs_raw = rs_ptr; // alias for move into closure
        self.launch_maybe_blob(
            "kv_cache_write_q8_0_batched",
            [total_blocks, batch_size as u32, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_ptr(desc_raw);
                b.push_ptr(rs_raw);
                b
            },
        )
    }

    /// Legacy single-sequence entry point. Preserved so existing call sites are
    /// untouched; passes null descriptors, which the kernel treats as legacy
    /// mode with bitwise-identical output.
    pub fn kv_cache_write_q8_0_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.kv_cache_write_q8_0_batched_slots(
            dst, src, positions, n_kv_heads, head_dim, batch_size, None, None,
        )
    }

    /// Lane-major Q8 KV write for independent-sequence decode.
    pub fn kv_cache_write_q8_0_independent(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        lane_capacity: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q8_0_independent",
            kernels::KV_CACHE_WRITE_Q8_0_BATCHED_SRC,
            "kv_cache_write_q8_0_independent",
        )?;
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = positions.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut cap = lane_capacity as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut cap as *mut _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_q8_0_independent",
            [total_blocks, batch_size as u32, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_i32(cap);
                b
            },
        )
    }
    /// Masked independent-sequence Q8_0 KV write. Derives physical lane from
    /// grid y (blockIdx.y, same as the unmasked independent kernel) and
    /// returns before any inactive-lane read/write. Full-mask callers are
    /// routed through the existing unmasked `kv_cache_write_q8_0_independent`
    /// for exact ABI parity. Supports up to 64 lanes without unsafe shift.
    pub fn kv_cache_write_q8_0_independent_masked(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        lane_capacity: usize,
        active_mask: u64,
    ) -> HipResult<()> {
        let full_mask = if batch_size >= 64 {
            u64::MAX
        } else if batch_size == 0 {
            0u64
        } else {
            (1u64 << batch_size) - 1
        };
        if active_mask == full_mask {
            return self.kv_cache_write_q8_0_independent(
                dst,
                src,
                positions,
                n_kv_heads,
                head_dim,
                batch_size,
                lane_capacity,
            );
        }
        if active_mask == 0 {
            return Ok(());
        }
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q8_0_independent_masked",
            kernels::KV_CACHE_WRITE_Q8_0_BATCHED_SRC,
            "kv_cache_write_q8_0_independent_masked",
        )?;
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = positions.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut cap = lane_capacity as i32;
        let mut mask = active_mask;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut cap as *mut _ as *mut c_void,
            &mut mask as *mut _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_q8_0_independent_masked",
            [total_blocks, batch_size as u32, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_i32(cap);
                b.push_u64(mask);
                b
            },
        )
    }

    /// Write KV vector to Q8_0 quantized cache (same format as GGML Q8_0).
    pub fn kv_cache_write_q8_0(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q8_0",
            kernels::KV_CACHE_WRITE_Q8_0_SRC,
            "kv_cache_write_q8_0",
        )?;
        let d = dst.buf.as_ptr();
        let s = src.buf.as_ptr();
        let p = pos_buf.as_ptr();
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &d as *const _ as *mut c_void,
            &s as *const _ as *mut c_void,
            &p as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        let bytes = crate::profile::kv_cache_write_q8_0_bytes(n_kv_heads, head_dim);
        let timer =
            crate::profile::begin_timer(&self.hip, "kv_write", "kv_cache_write_q8_0", bytes);
        let result = self.launch_maybe_blob(
            "kv_cache_write_q8_0",
            [total_blocks, 1, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Write one logical KV row into a bounded Q8 sliding-window ring.
    #[allow(clippy::too_many_arguments)]
    pub fn kv_cache_write_q8_0_ring(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
        cache_capacity: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q8_0_ring",
            kernels::KV_CACHE_WRITE_Q8_0_SRC,
            "kv_cache_write_q8_0_ring",
        )?;
        let d = dst.buf.as_ptr();
        let s = src.buf.as_ptr();
        let p = pos_buf.as_ptr();
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let cap = cache_capacity as i32;
        let mut params: Vec<*mut c_void> = vec![
            &d as *const _ as *mut c_void,
            &s as *const _ as *mut c_void,
            &p as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &cap as *const _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_q8_0_ring",
            [total_blocks, 1, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(cap);
                b
            },
        )
    }

    /// Flat BF16 KV write for single-token decode. Launched twice by the
    /// caller (once for K, once for V), exactly like `kv_cache_write_q8_0`.
    ///
    /// The grid is a plain flat cover of `kv_dim` rather than Q8's
    /// one-block-per-wave shape: bf16 has no per-block amax reduction, so
    /// there is nothing to keep a wave together for.
    pub fn kv_cache_write_bf16(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // The decode and batched entry points share ONE translation unit, and
        // that file `#include`s kv_slot_desc.h for the batched one. The JIT
        // compiles in a cache dir with no -I to kernels/src, so this wrapper
        // must strip-and-prepend exactly like the batched wrapper — even
        // though the decode kernel uses nothing from the header. Omitting it
        // here still compiles in the batched path and fails only on the first
        // decode step, which is how it was found.
        if !self.functions.contains_key("kv_cache_write_bf16") {
            let stripped =
                kernels::KV_CACHE_WRITE_BF16_SRC.replace("#include \"kv_slot_desc.h\"", "");
            let src = format!("{}\n{}", kernels::KV_SLOT_DESC_H, stripped);
            self.ensure_kernel("kv_cache_write_bf16", &src, "kv_cache_write_bf16")?;
        }
        let d = dst.buf.as_ptr();
        let s = src.buf.as_ptr();
        let p = pos_buf.as_ptr();
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &d as *const _ as *mut c_void,
            &s as *const _ as *mut c_void,
            &p as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
        ];
        let grid = (n_kv_heads * head_dim).div_ceil(64) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_bf16",
            [grid, 1, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b
            },
        )
    }

    /// Flat BF16 KV write for batched prefill.
    ///
    /// `slot_descs`/`row_slot` are both-or-neither for the same reason as the
    /// Q8 sibling: passing only `slot_descs` pins every row to slot 0 and
    /// writes every sequence's KV into slot 0's slab.
    #[allow(clippy::too_many_arguments)]
    pub fn kv_cache_write_bf16_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        assert_eq!(
            slot_descs.is_some(),
            row_slot.is_some(),
            "kv_cache_write_bf16_batched: slot_descs and row_slot are both-or-neither. \
             Passing only slot_descs silently pins every row to slot 0, writing every \
             sequence's KV into slot 0's slab."
        );
        self.bind_thread()?;
        // The kernel source `#include`s kv_slot_desc.h, but the runtime hipcc
        // compile happens in a cache dir with no -I to kernels/src. Strip the
        // directive and prepend the header body, same as the Q8 sibling.
        // Guarded on the functions cache so the format!/replace runs once.
        if !self.functions.contains_key("kv_cache_write_bf16_batched") {
            let stripped =
                kernels::KV_CACHE_WRITE_BF16_SRC.replace("#include \"kv_slot_desc.h\"", "");
            let src = format!("{}\n{}", kernels::KV_SLOT_DESC_H, stripped);
            self.ensure_kernel(
                "kv_cache_write_bf16_batched",
                &src,
                "kv_cache_write_bf16_batched",
            )?;
        }
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = positions.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut desc_ptr: *mut std::ffi::c_void = match slot_descs {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut rs_ptr: *mut std::ffi::c_void = match row_slot {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut rs_ptr as *mut _ as *mut c_void,
        ];
        let grid = (n_kv_heads * head_dim).div_ceil(64) as u32;
        let desc_raw = desc_ptr;
        let rs_raw = rs_ptr;
        self.launch_maybe_blob(
            "kv_cache_write_bf16_batched",
            [grid, batch_size as u32, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(d);
                b.push_ptr(s);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_ptr(desc_raw);
                b.push_ptr(rs_raw);
                b
            },
        )
    }

    /// Batched sliding-window flash attention over flat BF16 KV (maple
    /// prefill). Reuses the shared `launch_asym_flash_batched` dispatcher and
    /// the shared batched reduce; only the tile kernel differs from Q8.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_bf16_batched_masked_windowed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_bf16_tile_batched",
            kernels::ATTENTION_FLASH_BF16_TILE_BATCHED_SRC,
            "attention_flash_bf16_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            q, // cos_theta dummy — kernel ignores
            q, // sin_theta dummy — kernel ignores
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            // Consumed-but-unused by the bf16 tile (there is no separate V
            // tier); V_MODE_Q8 keeps the kernarg blob shape identical to the
            // Q8 path the shared launcher was written for.
            V_MODE_Q8,
            window,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Sliding-window flash attention over flat BF16 KV — tile + reduce, the
    /// decode sibling of `attention_flash_bf16_batched_masked_windowed`.
    ///
    /// The reduce is `attention_flash_q8_0_reduce` unchanged: it consumes only
    /// f32 partials and never touches the KV cache, so it is KV-dtype-agnostic.
    /// `window <= 0` means full causal — that is how Maple's global/NoPE
    /// layers use this same kernel.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_bf16_windowed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // Same tile-size policy as the Q8 path, so a partials buffer sized
        // from max_tiles stays correct whichever tier the caller picked.
        let tile_size = q8_flash_tile_size(&self.arch, n_heads, n_kv_heads, head_dim, max_seq);
        let max_tiles = max_seq.div_ceil(tile_size);
        let actual_tiles = seq_len_hint.div_ceil(tile_size);
        // Graph/Redline-safe: capture the max_tiles superset so replay never
        // needs a grid larger than the recorded one. The tile kernel
        // early-exits for tiles beyond the live seq_len.
        let launch_tiles = replay_stable_tile_count(
            actual_tiles,
            max_tiles,
            self.graphs.capture_mode,
            self.replay.is_recording(),
        );

        // ── Tile kernel ──
        {
            const KERNEL: &str = "attention_flash_bf16_tile";
            self.ensure_kernel(KERNEL, kernels::ATTENTION_FLASH_BF16_TILE_SRC, KERNEL)?;
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let q_ptr = q.buf.as_ptr();
            let k_ptr = k_cache.buf.as_ptr();
            let v_ptr = v_cache.buf.as_ptr();
            let p_ptr = partials.buf.as_ptr();
            let pos_ptr = pos_buf.as_ptr();
            let nh = n_heads as i32;
            let nkv = n_kv_heads as i32;
            let hd = head_dim as i32;
            let ms = max_seq as i32;
            let sc = scale;
            let ts = tile_size as i32;
            let wn = window;
            let grid = [n_heads as u32, launch_tiles as u32, 1];
            let shared = ((tile_size + head_dim) * 4) as u32;
            let mut params: Vec<*mut c_void> = vec![
                &q_ptr as *const _ as *mut c_void,
                &k_ptr as *const _ as *mut c_void,
                &v_ptr as *const _ as *mut c_void,
                &p_ptr as *const _ as *mut c_void,
                &pos_ptr as *const _ as *mut c_void,
                &nh as *const _ as *mut c_void,
                &nkv as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
                &ms as *const _ as *mut c_void,
                &sc as *const _ as *mut c_void,
                &ts as *const _ as *mut c_void,
                &wn as *const _ as *mut c_void,
            ];
            self.launch_maybe_blob_position_grid(
                KERNEL,
                grid,
                [32, 1, 1],
                shared,
                &mut params,
                1,
                1,
                tile_size as u32,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(q_ptr);
                    b.push_ptr(k_ptr);
                    b.push_ptr(v_ptr);
                    b.push_ptr(p_ptr);
                    b.push_ptr(pos_ptr);
                    b.push_i32(nh);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(ms);
                    b.push_f32(sc);
                    b.push_i32(ts);
                    b.push_i32(wn);
                    b
                },
            )?;
        }

        // ── Reduce kernel (shared with Q8; reads seq_len from pos_buf) ──
        {
            const KERNEL: &str = "attention_flash_q8_0_reduce";
            self.ensure_kernel(KERNEL, kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC, KERNEL)?;
            let p_ptr = partials.buf.as_ptr();
            let o_ptr = out.buf.as_ptr();
            let nh = n_heads as i32;
            let hd = head_dim as i32;
            let pos_ptr = pos_buf.as_ptr();
            let ts = tile_size as i32;
            let mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &p_ptr as *const _ as *mut c_void,
                &o_ptr as *const _ as *mut c_void,
                &nh as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
                &pos_ptr as *const _ as *mut c_void,
                &ts as *const _ as *mut c_void,
                &mt as *const _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                KERNEL,
                [n_heads as u32, 1, 1],
                [256, 1, 1],
                (max_tiles * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(p_ptr);
                    b.push_ptr(o_ptr);
                    b.push_i32(nh);
                    b.push_i32(hd);
                    b.push_ptr(pos_ptr);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b
                },
            )?;
        }
        Ok(())
    }

    /// Exact paired K/V Q8_0 cache write for single-token decode. Uses the
    /// same 32-lane block quantizer as `kv_cache_write_q8_0` and concatenates
    /// the independent K and V block grids into one dispatch.
    #[allow(clippy::too_many_arguments)]
    pub fn kv_cache_write_q8_0_pair(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const KERNEL: &str = "kv_cache_write_q8_0_pair";
        self.ensure_kernel(
            KERNEL,
            kernels::KV_CACHE_WRITE_Q8_0_PAIR_GFX1100_SRC,
            KERNEL,
        )?;
        let kd = k_dst.buf.as_ptr();
        let vd = v_dst.buf.as_ptr();
        let ks = k_src.buf.as_ptr();
        let vs = v_src.buf.as_ptr();
        let p = pos_buf.as_ptr();
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &kd as *const _ as *mut c_void,
            &vd as *const _ as *mut c_void,
            &ks as *const _ as *mut c_void,
            &vs as *const _ as *mut c_void,
            &p as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
        ];
        let total_blocks = (n_kv_heads * head_dim / 32) as u32;
        let bytes = crate::profile::kv_cache_write_q8_0_bytes(n_kv_heads, head_dim) * 2;
        let timer = crate::profile::begin_timer(&self.hip, "kv_write", KERNEL, bytes);
        let result = self.launch_maybe_blob(
            KERNEL,
            [total_blocks * 2, 1, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kd);
                b.push_ptr(vd);
                b.push_ptr(ks);
                b.push_ptr(vs);
                b.push_ptr(p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Batched causal attention with Q8_0 quantized KV cache. Processes N
    /// queries in one launch; each query b has its own causal window read
    /// from positions[b] (i.e. attend to 0..positions[b]+1). Q and out are
    /// [batch_size × n_heads × head_dim] row-major; K/V caches are the same
    /// layout as `attention_q8_0_kv` and must already contain the prefix
    /// through positions[batch_size-1].
    ///
    /// Byte-exact with N single-token calls at batch_size=1, positions[0]=pos.
    ///
    /// `max_ctx_len` is the maximum seq_len = max(positions[b]) + 1 across
    /// the batch; used to size the shared memory allocation for scores[].
    pub fn attention_q8_0_kv_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.attention_q8_0_kv_batched_masked(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            None,
            0,
            0,
        )
    }

    /// Tree-mask variant of `attention_q8_0_kv_batched`. When `tree_bias` is
    /// `Some`, the kernel ignores the causal cutoff and iterates over
    /// `[0, block_start + block_cols)`, applying an additive bias from
    /// `tree_bias[b × block_cols + (t - block_start)]` for in-block keys.
    /// Caller passes `-inf` on non-ancestor slots and `0.0` on ancestors
    /// (see `hipfire_runtime::ddtree::linearize_tree`).
    ///
    /// When `tree_bias` is `None`, `block_start` / `block_cols` are ignored
    /// and behavior is byte-identical to the legacy causal path.
    ///
    /// Shared memory: the tree-mode `seq_len` is always `block_start +
    /// block_cols`. Caller must pass `max_ctx_len` ≥ that value so the
    /// scores[] LDS slice is sized correctly.
    ///
    /// `slot_descs` / `row_slot`: MUST be both `Some` or both `None` (see the
    /// assertion at the top of this function). When both `Some`,
    /// `row_slot[b]` selects the `KvSlotDesc` used to translate KV addresses
    /// for batch row `b`, letting one launch serve several independent
    /// sequences with disjoint KV slabs — the row's own causal bound still
    /// comes from `positions[b]`, never from `desc.seq_len` (they are
    /// different quantities: a per-row causal bound vs. a slot's logical KV
    /// length; see the kernel source). When both `None` the kernel falls
    /// back to legacy single-arena addressing derived from
    /// `positions`/`max_seq`, byte-identical to the pre-slot kernel.
    /// `slot_descs: Some, row_slot: None` is NOT a supported "partial" mode
    /// — the kernel keys `slot` off `row_slot` (defaulting to 0) but `desc`
    /// off `slot_descs`, so it would silently pin every row to slot 0's
    /// descriptor while still running descriptor addressing.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_kv_batched_masked_slots(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        assert_eq!(
            slot_descs.is_some(),
            row_slot.is_some(),
            "slot_descs and row_slot must be both Some or both None (see \
             doc comment above)"
        );
        assert!(
            !(slot_descs.is_some() && tree_bias.is_some()),
            "tree_bias combined with multi-slot descriptors has no defined \
             contract and no coverage; tree-verify + multi-slot is \
             deliberately out of SP1 scope"
        );
        self.bind_thread()?;
        // The kernel source `#include`s kv_slot_desc.h, but the runtime hipcc
        // compile happens in a cache dir with no -I to kernels/src. Strip the
        // directive and prepend the header body instead (same pattern as
        // ensure_givens4_kernel's turbo_common/givens_common handling).
        if !self.functions.contains_key("attention_q8_0_kv_batched") {
            let attn_q8_batched_src = {
                let stripped = kernels::ATTENTION_Q8_0_KV_BATCHED_SRC
                    .replace("#include \"kv_slot_desc.h\"", "");
                format!("{}\n{}", kernels::KV_SLOT_DESC_H, stripped)
            };
            self.ensure_kernel(
                "attention_q8_0_kv_batched",
                &attn_q8_batched_src,
                "attention_q8_0_kv_batched",
            )?;
        }
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        // tree_bias = null when None; the kernel branches on bias != nullptr.
        let mut bias_ptr: *mut std::ffi::c_void = match tree_bias {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut bs = block_start as i32;
        let mut bc = block_cols as i32;
        let mut desc_ptr: *mut std::ffi::c_void = match slot_descs {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut rs_ptr: *mut std::ffi::c_void = match row_slot {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut bias_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut bc as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut rs_ptr as *mut _ as *mut c_void,
        ];
        let block_size = (max_ctx_len.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        // Shared memory must accommodate the LARGEST batch row's seq_len for
        // scores[], plus nthreads workspace and head_dim q_shared.
        let shared_mem = ((max_ctx_len + block_size as usize + head_dim) * 4) as u32;
        let bytes =
            crate::profile::attention_q8_0_kv_bytes(n_heads, n_kv_heads, head_dim, max_ctx_len)
                * batch_size;
        let timer =
            crate::profile::begin_timer(&self.hip, "attention", "attention_q8_0_kv_batched", bytes);
        let bias_raw = bias_ptr; // alias for move into closure
        let desc_raw = desc_ptr; // alias for move into closure
        let rs_raw = rs_ptr; // alias for move into closure
        let result = self.launch_maybe_blob(
            "attention_q8_0_kv_batched",
            [n_heads as u32, batch_size as u32, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_ptr(bias_raw);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(bs);
                b.push_i32(bc);
                b.push_ptr(desc_raw);
                b.push_ptr(rs_raw);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Legacy single-sequence entry point. Preserved so existing call sites
    /// are untouched; passes null descriptors, which the kernel treats as
    /// legacy mode with bitwise-identical output.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_kv_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.attention_q8_0_kv_batched_masked_slots(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            tree_bias,
            block_start,
            block_cols,
            None,
            None,
        )
    }

    /// Q8 attention for a batch of independent decode sequences. Every row
    /// reads a private lane-major KV slice of `lane_capacity` positions.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_kv_independent(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        lane_capacity: usize,
        max_ctx_len: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let checked_shared_mem =
            self.ensure_attention_q8_0_kv_independent_lds(lane_capacity, head_dim)?;
        self.ensure_kernel(
            "attention_q8_0_kv_batched",
            kernels::ATTENTION_Q8_0_KV_BATCHED_SRC,
            "attention_q8_0_kv_batched",
        )?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut bias_ptr: *mut std::ffi::c_void = std::ptr::null_mut();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        assert!(
            lane_capacity <= i32::MAX as usize,
            "Q8 KV capacity exceeds i32"
        );
        let mut ms = -(lane_capacity as i32);
        let mut sc = scale;
        let mut bs = 0i32;
        let mut bc = 0i32;
        // The independent path predates multi-slot descriptors and addresses
        // KV purely through the negative-`max_seq` lane contract, which the
        // kernel now reaches via `kv_slot_legacy_lane`. Both descriptor
        // pointers must still be pushed — the kernel signature carries them
        // unconditionally — and both must be null to select that legacy mode.
        let mut desc_ptr: *mut std::ffi::c_void = std::ptr::null_mut();
        let mut rs_ptr: *mut std::ffi::c_void = std::ptr::null_mut();
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut bias_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut bc as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut rs_ptr as *mut _ as *mut c_void,
        ];
        // LDS / block geometry are locked to lane_capacity (not live max_ctx_len
        // or physical_cap): independent rows only ever score one lane.
        let block_size = (lane_capacity.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = checked_shared_mem;
        let bytes =
            crate::profile::attention_q8_0_kv_bytes(n_heads, n_kv_heads, head_dim, max_ctx_len)
                * batch_size;
        let timer =
            crate::profile::begin_timer(&self.hip, "attention", "attention_q8_0_kv_batched", bytes);
        let bias_raw = bias_ptr;
        let desc_raw = desc_ptr; // alias for move into closure
        let rs_raw = rs_ptr; // alias for move into closure
        let result = self.launch_maybe_blob(
            "attention_q8_0_kv_batched",
            [n_heads as u32, batch_size as u32, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_ptr(bias_raw);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(bs);
                b.push_i32(bc);
                b.push_ptr(desc_raw);
                b.push_ptr(rs_raw);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Independent-sequence Q8 attention with active-mask and sliding window.
    ///
    /// Additive path for continuous-batch Glimmer decode. Physical lane index
    /// is grid y; inactive lanes return before any Q/KV dereference. Lane-major
    /// absolute Q8 cache with positive `lane_capacity`. `window == 0` is full
    /// causal; otherwise `t_lo = max(0, positions[b] + 1 - window)`.
    /// Full-mask + window-zero routes through existing
    /// [`Self::attention_q8_0_kv_independent`] for exact ABI parity.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_kv_independent_masked_windowed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        lane_capacity: usize,
        max_ctx_len: usize,
        batch_size: usize,
        active_mask: u64,
        window: usize,
    ) -> HipResult<()> {
        if batch_size == 0 {
            return Err(hip_bridge::HipError::new(
                0,
                "attention_q8_0_kv_independent_masked_windowed: batch_size == 0",
            ));
        }
        if batch_size > 64 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent_masked_windowed: batch_size {batch_size} > 64"
                ),
            ));
        }
        if lane_capacity == 0 {
            return Err(hip_bridge::HipError::new(
                0,
                "attention_q8_0_kv_independent_masked_windowed: lane_capacity == 0",
            ));
        }
        if n_heads == 0 || n_kv_heads == 0 || head_dim == 0 {
            return Err(hip_bridge::HipError::new(
                0,
                "attention_q8_0_kv_independent_masked_windowed: invalid head geometry",
            ));
        }
        if n_heads % n_kv_heads != 0 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent_masked_windowed: n_heads ({n_heads}) \
                     not divisible by n_kv_heads ({n_kv_heads})"
                ),
            ));
        }
        if head_dim % 32 != 0 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent_masked_windowed: head_dim ({head_dim}) \
                     not divisible by 32"
                ),
            ));
        }
        let full_mask = if batch_size == 64 {
            u64::MAX
        } else {
            (1u64 << batch_size) - 1
        };
        if active_mask & !full_mask != 0 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent_masked_windowed: active_mask bits \
                     outside batch_size={batch_size} (mask=0x{active_mask:x})"
                ),
            ));
        }
        if active_mask == 0 {
            return Ok(());
        }
        if max_ctx_len > lane_capacity {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent_masked_windowed: max_ctx_len ({max_ctx_len}) \
                     exceeds lane_capacity ({lane_capacity})"
                ),
            ));
        }
        // Full-mask + full-causal may reuse the existing independent API.
        if active_mask == full_mask && window == 0 {
            return self.attention_q8_0_kv_independent(
                q,
                k_cache,
                v_cache,
                out,
                positions,
                n_heads,
                n_kv_heads,
                head_dim,
                lane_capacity,
                max_ctx_len,
                batch_size,
            );
        }

        self.bind_thread()?;
        let checked_shared_mem =
            self.ensure_attention_q8_0_kv_independent_lds(lane_capacity, head_dim)?;
        self.ensure_kernel(
            "attention_q8_0_kv_independent_masked_windowed",
            kernels::ATTENTION_Q8_0_KV_BATCHED_SRC,
            "attention_q8_0_kv_independent_masked_windowed",
        )?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        assert!(
            lane_capacity <= i32::MAX as usize,
            "Q8 KV capacity exceeds i32"
        );
        let mut cap = lane_capacity as i32;
        let mut sc = scale;
        let mut bs = batch_size as i32;
        let mut mask = active_mask;
        let mut win = window as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut cap as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut mask as *mut _ as *mut c_void,
            &mut win as *mut _ as *mut c_void,
        ];
        let block_size = (lane_capacity.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = checked_shared_mem;
        let bytes =
            crate::profile::attention_q8_0_kv_bytes(n_heads, n_kv_heads, head_dim, max_ctx_len)
                * batch_size;
        let timer = crate::profile::begin_timer(
            &self.hip,
            "attention",
            "attention_q8_0_kv_independent_masked_windowed",
            bytes,
        );
        let result = self.launch_maybe_blob(
            "attention_q8_0_kv_independent_masked_windowed",
            [n_heads as u32, batch_size as u32, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(cap);
                b.push_f32(sc);
                b.push_i32(bs);
                b.push_u64(mask);
                b.push_i32(win);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Shared-memory ceiling for independent Q8 attention on this device.
    /// Prefers `hipDeviceGetAttribute(MaxSharedMemoryPerBlock)`; falls back to
    /// the documented 64 KiB RDNA hard limit when the query fails.
    pub fn attention_q8_0_kv_independent_shared_mem_limit(&self) -> usize {
        match self.hip.get_device_attribute(
            HIP_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_BLOCK,
            self.device_id,
        ) {
            Ok(v) if v > 0 => v as usize,
            _ => ATTENTION_Q8_INDEPENDENT_LDS_FALLBACK_BYTES,
        }
    }

    /// Largest lane capacity admitted by this GPU's shared-memory limit.
    pub fn attention_q8_0_kv_independent_max_lane_capacity(&self, head_dim: usize) -> usize {
        attention_q8_0_kv_independent_max_lane_capacity(
            self.attention_q8_0_kv_independent_shared_mem_limit(),
            head_dim,
        )
    }

    /// Reject lane capacities whose exact independent-Q8 LDS exceeds the GPU
    /// shared-memory limit. Returns the launch `shared_mem` when admitted.
    pub fn ensure_attention_q8_0_kv_independent_lds(
        &self,
        lane_capacity: usize,
        head_dim: usize,
    ) -> HipResult<u32> {
        let lds_bytes = attention_q8_0_kv_independent_lds_bytes(lane_capacity, head_dim);
        let limit = self.attention_q8_0_kv_independent_shared_mem_limit();
        if lds_bytes > limit {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_kv_independent: LDS {lds_bytes} exceeds device shared-memory \
                     limit {limit} (lane_capacity={lane_capacity}, head_dim={head_dim})"
                ),
            ));
        }
        Ok(lds_bytes as u32)
    }

    /// Query-tiled Q8_0 flash prefill attention.
    ///
    /// `br`/`bc` are compile-time tile sizes; each (br, bc) pair compiles to
    /// its own module so they can be swept without editing the source. LDS is
    /// a function of br/bc only — never of context length — so this kernel has
    /// no capacity crossover and no occupancy decay as the context grows.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_ctx_len: usize,
        batch_size: usize,
        br: usize,
        bc: usize,
    ) -> HipResult<()> {
        self.attention_q8_0_flash_prefill_slots(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            n_heads,
            n_kv_heads,
            head_dim,
            max_ctx_len,
            batch_size,
            br,
            bc,
            None,
            None,
            None,
            None,
        )
    }

    /// Multi-slot variant of `attention_q8_0_flash_prefill`.
    ///
    /// The prefill kernel is the one entry point in SP1 that genuinely needs
    /// the tile arrays from Task 3 (`build_tiles`), because `BR > 1` here: a
    /// tile can span several query rows of one slot, unlike the decode
    /// kernels (`BR == 1`) where `row_slot[row]` alone is enough.
    ///
    /// `slot_descs` / `tile_slot` / `tile_row0` / `tile_qbase` MUST be all
    /// `Some` or all `None` (see the assertion below) — a partially
    /// configured combination has no defined contract. When all `Some`:
    /// - `tile_slot[t]` selects the `KvSlotDesc` for tile `t`'s K/V base
    ///   address (never a causal bound — `positions[]` stays authoritative,
    ///   same rule as every other `_slots` entry point in this file).
    /// - `tile_row0[t]` is ABI-reserved and **intentionally unused by the
    ///   kernel**: the kernel's causal loop reads `positions[]` indexed by
    ///   global flat row, so a slot-relative row0 lookup would be wrong, not
    ///   redundant. Kept in the signature because kernel arguments are
    ///   positional and it sits between `tile_slot` and `tile_qbase`.
    /// - `tile_qbase[t]` is the tile's first row in the *global* flat row
    ///   space, i.e. how `q`/`out`/`positions` are indexed. Conflating
    ///   `tile_row0` and `tile_qbase` leaves slot 0 correct and every later
    ///   slot reading the wrong query.
    ///
    /// When all `None` this is byte-identical to
    /// [`attention_q8_0_flash_prefill`]. The grid is `[n_tiles, n_heads]`
    /// where `n_tiles = tile_slot.len()` in multi-slot mode, or
    /// `batch_size.div_ceil(br)` in legacy mode.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill_slots(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_ctx_len: usize,
        batch_size: usize,
        br: usize,
        bc: usize,
        slot_descs: Option<&GpuTensor>,
        tile_slot: Option<&GpuTensor>,
        tile_row0: Option<&GpuTensor>,
        tile_qbase: Option<&GpuTensor>,
    ) -> HipResult<()> {
        let multi_slot = slot_descs.is_some();
        assert_eq!(
            multi_slot,
            tile_slot.is_some(),
            "slot_descs and tile_slot must be both Some or both None"
        );
        assert_eq!(
            multi_slot,
            tile_row0.is_some(),
            "slot_descs and tile_row0 must be both Some or both None"
        );
        assert_eq!(
            multi_slot,
            tile_qbase.is_some(),
            "slot_descs and tile_qbase must be both Some or both None: a \
             partially configured combination has no defined contract (the \
             kernel keys `slot`/`row0`/`qbase` off the tile arrays \
             independently of `slot_descs`, so a partial combination would \
             silently fall back to legacy indexing for whichever array is \
             `None` while still translating KV addresses through a real \
             descriptor)"
        );
        if multi_slot {
            let ts_len = tile_slot.unwrap().numel();
            let tr_len = tile_row0.unwrap().numel();
            let tq_len = tile_qbase.unwrap().numel();
            assert_eq!(
                ts_len, tr_len,
                "tile_slot and tile_row0 must have equal length (both are \
                 indexed by the kernel's blockIdx.x): got tile_slot.len()={} \
                 and tile_row0.len()={}. A mismatch causes the kernel to read \
                 past the end of the shorter array, folding uninitialised data \
                 into row0, slot, or both",
                ts_len, tr_len
            );
            assert_eq!(
                ts_len, tq_len,
                "tile_slot and tile_qbase must have equal length (both are \
                 indexed by the kernel's blockIdx.x): got tile_slot.len()={} \
                 and tile_qbase.len()={}. A mismatch causes the kernel to read \
                 past the end of the shorter array, folding uninitialised data \
                 into qbase or slot",
                ts_len, tq_len
            );
            debug_assert!(
                batch_size > 0,
                "batch_size must be > 0 in multi-slot mode (needed as rows_end \
                 fallback for the kernel's final tile)"
            );
        }
        self.bind_thread()?;
        const NTHREADS: usize = 256;
        // The kernel's per-thread accumulator is a fixed float[32]; dpt must
        // fit it or the kernel would silently overrun its stack array.
        let dpt = head_dim / (NTHREADS / br);
        assert!(
            dpt <= 32,
            "flash prefill dpt {dpt} > 32 (br={br} head_dim={head_dim}); \
             raise NTHREADS or lower br"
        );
        let module = format!("attention_q8_0_flash_prefill_br{br}_bc{bc}");
        // The kernel source `#include`s kv_slot_desc.h, but the runtime hipcc
        // compile happens in a cache dir with no -I to kernels/src. Strip the
        // directive and prepend the header body instead (same pattern as
        // ensure_givens4_kernel's turbo_common/givens_common handling).
        if !self.functions.contains_key("attention_q8_0_flash_prefill") {
            let stripped = kernels::ATTENTION_Q8_0_FLASH_PREFILL_SRC
                .replace("#include \"kv_slot_desc.h\"", "");
            let src = format!(
                "#define BR {br}\n#define BC {bc}\n#define NTHREADS {NTHREADS}\n{}\n{}",
                kernels::KV_SLOT_DESC_H,
                stripped
            );
            self.ensure_kernel(&module, &src, "attention_q8_0_flash_prefill")?;
        }

        let bph = head_dim / 32;
        let lds = (br * bc + 3 * br + br * head_dim) * 4 + 2 * bc * bph * 34;
        assert!(
            lds <= 64 * 1024,
            "flash prefill LDS {lds} exceeds 64KB (br={br} bc={bc})"
        );

        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut sc = scale;
        let _ = max_ctx_len; // cache stride derives from n_kv_heads/head_dim
        let mut desc_ptr: *mut std::ffi::c_void = match slot_descs {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_slot_ptr: *mut std::ffi::c_void = match tile_slot {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_row0_ptr: *mut std::ffi::c_void = match tile_row0 {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_qbase_ptr: *mut std::ffi::c_void = match tile_qbase {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut tile_slot_ptr as *mut _ as *mut c_void,
            &mut tile_row0_ptr as *mut _ as *mut c_void,
            &mut tile_qbase_ptr as *mut _ as *mut c_void,
        ];
        let grid_x = if let Some(ts) = tile_slot {
            ts.numel() as u32
        } else {
            batch_size.div_ceil(br) as u32
        };
        self.launch_maybe_blob(
            "attention_q8_0_flash_prefill",
            [grid_x, n_heads as u32, 1],
            [NTHREADS as u32, 1, 1],
            lds as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_f32(sc);
                b.push_ptr(desc_ptr);
                b.push_ptr(tile_slot_ptr);
                b.push_ptr(tile_row0_ptr);
                b.push_ptr(tile_qbase_ptr);
                b
            },
        )
    }

    /// WMMA (matrix-core) variant of `attention_q8_0_flash_prefill`.
    ///
    /// Fixed 16-query / 16-key tiles (the WMMA fragment shape), one wave32 per
    /// workgroup. head_dim must be a multiple of 32 (Q8_0 block width) and at
    /// most 512 so `d_chunks <= MAX_D_CHUNKS`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill_wmma(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.attention_q8_0_flash_prefill_wmma_slots(
            q, k_cache, v_cache, out, positions, n_heads, n_kv_heads, head_dim, batch_size, None,
            None, None, None,
        )
    }

    /// Multi-slot variant of `attention_q8_0_flash_prefill_wmma`.
    ///
    /// Same tile-array ABI as [`attention_q8_0_flash_prefill_slots`] (the
    /// scalar sibling): `tile_slot[t]` selects the `KvSlotDesc` for tile `t`'s
    /// K/V base address (never a causal bound — `positions[]` stays
    /// authoritative), `tile_row0[t]` is ABI-reserved and unread, and
    /// `tile_qbase[t]` is how `q`/`out`/`positions` are indexed. Tiles here are
    /// fixed at `M_TILE = 16` rows (the WMMA fragment shape) rather than the
    /// scalar kernel's tunable `BR` — build the tile arrays with
    /// `kv_slots::build_tiles(slot_query_counts, 16)`.
    ///
    /// `slot_descs` / `tile_slot` / `tile_row0` / `tile_qbase` MUST be all
    /// `Some` or all `None`. When all `None` this is byte-identical to
    /// [`attention_q8_0_flash_prefill_wmma`].
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill_wmma_slots(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        slot_descs: Option<&GpuTensor>,
        tile_slot: Option<&GpuTensor>,
        tile_row0: Option<&GpuTensor>,
        tile_qbase: Option<&GpuTensor>,
    ) -> HipResult<()> {
        let multi_slot = slot_descs.is_some();
        assert_eq!(
            multi_slot,
            tile_slot.is_some(),
            "slot_descs and tile_slot must be both Some or both None"
        );
        assert_eq!(
            multi_slot,
            tile_row0.is_some(),
            "slot_descs and tile_row0 must be both Some or both None"
        );
        assert_eq!(
            multi_slot,
            tile_qbase.is_some(),
            "slot_descs and tile_qbase must be both Some or both None: a \
             partially configured combination has no defined contract"
        );
        self.bind_thread()?;
        assert!(
            head_dim % 32 == 0,
            "head_dim {head_dim} must be a multiple of 32"
        );
        assert!(
            head_dim <= 256,
            "head_dim {head_dim} exceeds MAX_D_CHUNKS*16"
        );
        // HIPFIRE_FLASH_PREFILL_SPLITQ=1 carries Q as a double-single (hi+lo)
        // pair through two WMMA passes per d-chunk. Q's f16 rounding is the
        // dominant error term — f16 Q alone through an otherwise-f32 kernel
        // gives rel_l2 5.36e-4 of a 5.48e-4 total at CTX=12288 — so this is the
        // accuracy lever. Costs one extra matrix op per d-chunk and a second Q
        // plane in LDS.
        let split_q = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_SPLITQ")
            .ok()
            .as_deref()
            == Some("1");
        let gfx12 = self.arch_caps.has_wmma_w32_gfx12();
        let fixed_head_dim = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_FIXED_HD")
            .ok()
            .as_deref()
            != Some("0");
        let fixed_hd = if fixed_head_dim { head_dim } else { 0 };
        let prefetch_v = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_PREFETCH_V")
            .ok()
            .as_deref()
            != Some("0");
        // gfx12 must see head_dim as a compile-time constant so the unrolled
        // float8_t output fragments stay in VGPRs. Leaving it dynamic spills
        // 544 B/thread to scratch (and reserves ~34 MiB of global scratch on
        // gfx1201), roughly halving this kernel's measured throughput.
        let pv_suffix = if prefetch_v { "" } else { "_pv0" };
        let tuning_suffix = pv_suffix;
        let module = if !fixed_head_dim && split_q {
            format!("attention_q8_0_flash_prefill_wmma_dynamic_splitq{tuning_suffix}")
        } else if !fixed_head_dim {
            format!("attention_q8_0_flash_prefill_wmma_dynamic{tuning_suffix}")
        } else if gfx12 && split_q {
            format!("attention_q8_0_flash_prefill_wmma_gfx12_hd{head_dim}_splitq{tuning_suffix}")
        } else if gfx12 {
            format!("attention_q8_0_flash_prefill_wmma_gfx12_hd{head_dim}{tuning_suffix}")
        } else if split_q {
            format!("attention_q8_0_flash_prefill_wmma_gfx11_hd{head_dim}_splitq{tuning_suffix}")
        } else {
            format!("attention_q8_0_flash_prefill_wmma_gfx11_hd{head_dim}{tuning_suffix}")
        };
        let kernel_src = if gfx12 {
            kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_GFX12_SRC
        } else {
            kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SRC
        };
        // The kernel source `#include`s kv_slot_desc.h, but the runtime hipcc
        // compile happens in a cache dir with no -I to kernels/src. Strip the
        // directive and prepend the header body instead (same pattern as
        // attention_q8_0_flash_prefill_slots and ensure_givens4_kernel). The
        // module name varies by variant but the loaded function name does
        // not, so gate on that — mirrors the scalar port's guard.
        if !self
            .functions
            .contains_key("attention_q8_0_flash_prefill_wmma")
        {
            let stripped = kernel_src.replace("#include \"kv_slot_desc.h\"", "");
            let src = format!(
                "#define SPLIT_Q {}\n#define FIXED_HEAD_DIM {}\n#define PREFETCH_V {}\n{}\n{}",
                split_q as u32,
                fixed_hd,
                prefetch_v as u32,
                kernels::KV_SLOT_DESC_H,
                stripped
            );
            self.ensure_kernel(&module, &src, "attention_q8_0_flash_prefill_wmma")?;
        }
        const M_TILE: usize = 16;
        const N_TILE: usize = 16;
        const S_STRIDE: usize = 18;
        const V_STRIDE: usize = 18;
        // MUST track the kernel's LDS layout: SPLIT_Q adds a second Q plane.
        // Under-allocating here overruns V_lds_T / S_lds / m_lds and the kernel
        // silently emits all zeros — observed, and it passed the accuracy gate
        // until that gate was hardened to reject degenerate output.
        let q_planes = if split_q { 2 } else { 1 };
        // Q(xN planes) f16 + V^T f16 + S f16 + (m,l,alpha) f32
        let lds = (q_planes * M_TILE * head_dim + head_dim * V_STRIDE + M_TILE * S_STRIDE) * 2
            + M_TILE * 3 * 4;
        assert!(
            lds <= 64 * 1024,
            "wmma flash prefill LDS {lds} exceeds 64KB"
        );

        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut sc = scale;
        let mut desc_ptr: *mut std::ffi::c_void = match slot_descs {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_slot_ptr: *mut std::ffi::c_void = match tile_slot {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_row0_ptr: *mut std::ffi::c_void = match tile_row0 {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut tile_qbase_ptr: *mut std::ffi::c_void = match tile_qbase {
            Some(t) => t.buf.as_ptr(),
            None => std::ptr::null_mut(),
        };
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut desc_ptr as *mut _ as *mut c_void,
            &mut tile_slot_ptr as *mut _ as *mut c_void,
            &mut tile_row0_ptr as *mut _ as *mut c_void,
            &mut tile_qbase_ptr as *mut _ as *mut c_void,
        ];
        let grid_x = if let Some(ts) = tile_slot {
            ts.numel() as u32
        } else {
            batch_size.div_ceil(M_TILE) as u32
        };
        self.launch_maybe_blob(
            "attention_q8_0_flash_prefill_wmma",
            [grid_x, n_heads as u32, 1],
            [32, 1, 1],
            lds as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_f32(sc);
                b.push_ptr(desc_ptr);
                b.push_ptr(tile_slot_ptr);
                b.push_ptr(tile_row0_ptr);
                b.push_ptr(tile_qbase_ptr);
                b
            },
        )
    }

    /// Muse Glimmer-owned sliding-window Q8 WMMA flash prefill (gfx11 + gfx12).
    ///
    /// Sibling of [`Self::attention_q8_0_flash_prefill_wmma`], not a
    /// replacement: nothing outside hipfire-arch-muse-glimmer calls it and no
    /// shared kernel or selector changes. Adds a `window` argument so the 39
    /// sliding layers can use WMMA at all — the parent takes no window, and
    /// the tile-batched WMMA-FA upgrade is gated on
    /// `tile_func_name == "attention_flash_asym4_tile_batched"`, so Q8 sliding
    /// layers were falling to the scalar tile kernel.
    ///
    /// `window <= 0` reproduces the parent exactly.
    ///
    /// Why gfx1100 and gfx1151 are separated: `has_wmma_w32()` is true for
    /// both, but gfx1100 is a 96-CU discrete part at ~960 GB/s while gfx1151
    /// is an RDNA3.5 APU on unified memory with far fewer CUs. Their optimal
    /// choices for prefetch, LDS pressure and compile-time `head_dim` are not
    /// the same, so a single `gfx11` arm forces a lowest-common-denominator
    /// choice (measured: gfx1100 192.4 ms/window vs gfx1201 173.7 ms — gfx1100
    /// was trailing gfx1201 despite having the CU advantage). The compile-time
    /// `head_dim` requirement is documented as a **gfx12** necessity (without
    /// it the unrolled accumulators spill on gfx1201, roughly halving
    /// throughput); it is NOT stated to be a gfx11 requirement.
    ///
    /// Tuning knobs (mirroring the parent `attention_q8_0_flash_prefill_wmma`):
    /// - `HIPFIRE_FLASH_PREFILL_FIXED_HD` (`0` to disable compile-time
    ///   `head_dim`; default enabled) — when disabled, `FIXED_HEAD_DIM` is `0`
    ///   and the kernel uses a dynamic head_dim path.
    /// - `HIPFIRE_FLASH_PREFILL_PREFETCH_V` (`0`/`1`, default `1`) — controls
    ///   `PREFETCH_V` and the `_pv0` module suffix.
    /// - `HIPFIRE_GLIMMER_SWA_PREFETCH_V` (`0`/`1`) — when set, wins over the
    ///   shared `HIPFIRE_FLASH_PREFILL_PREFETCH_V` for **this kernel only**,
    ///   so the SWA prefetch optimum can be swept per-arch without a rebuild.
    ///   The per-arch optimum has not yet been measured.
    ///
    /// Module and **source** identity are per-arch class so each can be tuned
    /// independently without arch-bleed (see `autoresearch/ar/certify/cross_arch.py:66`
    /// and `docs/specs/2026-07-10-agentic-pr-merge-gate-design.md:72` gate `1·cross-arch`):
    /// - discrete RDNA3 (`gfx1100`/`1101`/`1102`) → `..._gfx1100_hd{hd}{suffix}`
    ///   via `ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_GFX1100_SRC`
    ///   (`kernels/src/attention_q8_0_flash_prefill_wmma_swa.gfx1100.hip`)
    /// - RDNA3.5 APU (`gfx1150`/`1151`/`1152`) → `..._gfx1151_hd{hd}{suffix}`
    ///   via `ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_GFX1151_SRC`
    ///   (`kernels/src/attention_q8_0_flash_prefill_wmma_swa.gfx1151.hip`)
    /// - other wave32-WMMA parts → `..._gfx11_hd{hd}{suffix}` fallback via
    ///   `ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_SRC`
    ///   (`kernels/src/attention_q8_0_flash_prefill_wmma_swa.hip`)
    /// The three `*.hip` files start byte-identical; the split exists solely so
    /// future per-arch `#define`s / tile tuning can diverge without touching
    /// another arch's device TU — exactly the `arch-bleed; #if-gate the gfxNNNN path`
    /// invariant. Arch-suffixed files (`*.gfxNNNN.hip`) are skipped by
    /// `check_cross_arch` (`_ARCH_SUFFIX` matches) and are therefore dispatch-isolated
    /// by construction. The alternative — one shared file with `#if defined(__gfxNNNN__)`
    /// gates — also satisfies the gate but was rejected here: the precedent in
    /// `kernels/src/` is separate files for distinct arch codegen
    /// (`attention_q8_0_flash_prefill_wmma.hip` vs `*.gfx12.hip`, etc.), and three
    /// byte-identical copies make a later per-arch diff reviewable while sharing
    /// a single file would require discipline to gate every future edit.
    ///
    /// Returns `Ok(false)` without launching when the arch has no wave32 WMMA,
    /// so the caller can fall back.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill_wmma_swa(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        window: usize,
    ) -> HipResult<bool> {
        self.bind_thread()?;
        assert!(
            head_dim % 32 == 0,
            "head_dim {head_dim} must be a multiple of 32"
        );
        assert!(
            head_dim <= 256,
            "head_dim {head_dim} exceeds MAX_D_CHUNKS*16"
        );
        // Tunable knobs — mirrors the parent `attention_q8_0_flash_prefill_wmma`:
        // - fixed_head_dim: env `HIPFIRE_FLASH_PREFILL_FIXED_HD` ( `0` => dynamic, 0)
        //   The compile-time head_dim is documented as a gfx12 necessity (spill
        //   without it halves throughput on gfx1201); NOT stated to be a gfx11
        //   requirement, so the gfx11 arms honour the knob.
        // - prefetch_v: env `HIPFIRE_FLASH_PREFILL_PREFETCH_V` ( `0`/`1`, default `1`)
        //   plus per-kernel override `HIPFIRE_GLIMMER_SWA_PREFETCH_V` which wins
        //   when set, so the SWA optimum can be swept per-arch without a rebuild.
        // - SPLIT_Q: 0 for this kernel — the SWA kernel has no split-q variant
        //   (kept explicit rather than looking arbitrary).
        let fixed_head_dim = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_FIXED_HD")
            .ok()
            .as_deref()
            != Some("0");
        let fixed_hd = if fixed_head_dim { head_dim } else { 0 };
        let prefetch_v_base = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_PREFETCH_V")
            .ok()
            .as_deref()
            != Some("0");
        let prefetch_v = hipfire_config::developer_var("HIPFIRE_GLIMMER_SWA_PREFETCH_V")
            .ok()
            .as_deref()
            .map(|v| v != "0")
            .unwrap_or(prefetch_v_base);
        let pv_suffix = if prefetch_v { "" } else { "_pv0" };
        let tuning_suffix = pv_suffix;
        let (module, src) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                format!("attention_q8_0_flash_prefill_wmma_swa_gfx12_hd{head_dim}"),
                format!(
                    "#define SPLIT_Q 0\n#define FIXED_HEAD_DIM {}\n#define PREFETCH_V 1\n{}",
                    head_dim,
                    kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_GFX12_SRC
                ),
            )
        } else if self.arch_caps.is_rdna3_discrete() {
            (
                format!(
                    "attention_q8_0_flash_prefill_wmma_swa_gfx1100_hd{head_dim}{tuning_suffix}"
                ),
                format!(
                    "#define SPLIT_Q 0\n#define FIXED_HEAD_DIM {}\n#define PREFETCH_V {}\n{}",
                    fixed_hd,
                    prefetch_v as u32,
                    kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_GFX1100_SRC
                ),
            )
        } else if self.arch_caps.is_rdna35_apu() {
            (
                format!(
                    "attention_q8_0_flash_prefill_wmma_swa_gfx1151_hd{head_dim}{tuning_suffix}"
                ),
                format!(
                    "#define SPLIT_Q 0\n#define FIXED_HEAD_DIM {}\n#define PREFETCH_V {}\n{}",
                    fixed_hd,
                    prefetch_v as u32,
                    kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_GFX1151_SRC
                ),
            )
        } else if self.arch_caps.has_wmma_w32() {
            (
                format!("attention_q8_0_flash_prefill_wmma_swa_gfx11_hd{head_dim}{tuning_suffix}"),
                format!(
                    "#define SPLIT_Q 0\n#define FIXED_HEAD_DIM {}\n#define PREFETCH_V {}\n{}",
                    fixed_hd,
                    prefetch_v as u32,
                    kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_SWA_SRC
                ),
            )
        } else {
            return Ok(false);
        };
        self.ensure_kernel(&module, &src, "attention_q8_0_flash_prefill_wmma_swa")?;
        const M_TILE: usize = 16;
        const V_STRIDE: usize = 18;
        const S_STRIDE: usize = 18;
        // MUST track the kernel's LDS layout exactly; under-allocating overruns
        // V_lds_T / S_lds / m_lds and the kernel silently emits zeros.
        let lds =
            (M_TILE * head_dim + head_dim * V_STRIDE + M_TILE * S_STRIDE) * 2 + M_TILE * 3 * 4;
        assert!(
            lds <= 64 * 1024,
            "wmma swa flash prefill LDS {lds} exceeds 64KB"
        );

        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut sc = scale;
        let mut win = window as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut win as *mut _ as *mut c_void,
        ];
        let grid_x = batch_size.div_ceil(M_TILE) as u32;
        self.launch_maybe_blob(
            "attention_q8_0_flash_prefill_wmma_swa",
            [grid_x, n_heads as u32, 1],
            [32, 1, 1],
            lds as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_f32(sc);
                b.push_i32(win);
                b
            },
        )?;
        Ok(true)
    }

    /// Benchmark-only gfx1201 LongSpec partition WMMA flash.
    ///
    /// Fixed Muse Glimmer verifier shape only: B=16, H=32, KVH=2, HD=128.
    /// Writes F32 partials `[B,H,130] = [m,l,O_unnormalized[128]]`. JIT on first
    /// call; not on any production selector/precompile path. Requires exact
    /// incumbent gfx1201 tuning (`SPLIT_Q=0`, `PREFETCH_V=1`, fixed HD128).
    #[doc(hidden)]
    #[allow(clippy::too_many_arguments)]
    pub fn attention_q8_0_flash_prefill_wmma_partial_gfx1201_bench(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        partials: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const FIXED_B: usize = 16;
        const FIXED_H: usize = 32;
        const FIXED_KVH: usize = 2;
        const FIXED_HD: usize = 128;
        const PARTIAL_STRIDE: usize = 2 + FIXED_HD;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_flash_prefill_wmma_partial_gfx1201_bench requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        if batch_size != FIXED_B
            || n_heads != FIXED_H
            || n_kv_heads != FIXED_KVH
            || head_dim != FIXED_HD
        {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_flash_prefill_wmma_partial_gfx1201_bench requires \
                     B={FIXED_B} H={FIXED_H} KVH={FIXED_KVH} HD={FIXED_HD}, got \
                     B={batch_size} H={n_heads} KVH={n_kv_heads} HD={head_dim}"
                ),
            ));
        }
        let need_q = FIXED_B * FIXED_H * FIXED_HD;
        let need_partials = FIXED_B * FIXED_H * PARTIAL_STRIDE;
        if q.numel() < need_q || partials.numel() < need_partials || positions.numel() < FIXED_B {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_q8_0_flash_prefill_wmma_partial_gfx1201_bench capacity mismatch: \
                     q={} (need>={need_q}), partials={} (need>={need_partials}), positions={}",
                    q.numel(),
                    partials.numel(),
                    positions.numel()
                ),
            ));
        }
        // Match incumbent gfx1201 WMMA path arithmetic exactly; reject env
        // retunes that would silently change numerics under the same symbol.
        let split_q = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_SPLITQ")
            .ok()
            .as_deref()
            == Some("1");
        let fixed_hd_off = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_FIXED_HD")
            .ok()
            .as_deref()
            == Some("0");
        let prefetch_v_off = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_PREFETCH_V")
            .ok()
            .as_deref()
            == Some("0");
        if split_q || fixed_hd_off || prefetch_v_off {
            return Err(hip_bridge::HipError::new(
                0,
                "attention_q8_0_flash_prefill_wmma_partial_gfx1201_bench requires incumbent \
                 gfx1201 tuning SPLIT_Q=0 PREFETCH_V=1 FIXED_HD=128 (unset or default env)",
            ));
        }
        const SYMBOL: &str = "attention_q8_0_flash_prefill_wmma_partial_gfx1201";
        let src = format!(
            "#define SPLIT_Q 0\n#define FIXED_HEAD_DIM {FIXED_HD}\n#define PREFETCH_V 1\n{}",
            kernels::ATTENTION_Q8_0_FLASH_PREFILL_WMMA_PARTIAL_GFX1201_SRC
        );
        self.ensure_kernel(SYMBOL, &src, SYMBOL)?;
        const M_TILE: usize = 16;
        const S_STRIDE: usize = 18;
        const V_STRIDE: usize = 18;
        // LDS identical to fixed SPLIT_Q=0 WMMA path.
        let lds =
            (M_TILE * FIXED_HD + FIXED_HD * V_STRIDE + M_TILE * S_STRIDE) * 2 + M_TILE * 3 * 4;
        let scale = 1.0f32 / (FIXED_HD as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k.buf.as_ptr();
        let mut v_ptr = v.buf.as_ptr();
        let mut p_ptr = partials.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut nh = FIXED_H as i32;
        let mut nkv = FIXED_KVH as i32;
        let mut hd = FIXED_HD as i32;
        let mut bs = FIXED_B as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut p_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        // Fixed B=16 => grid_x = 1; H=32.
        self.launch_maybe_blob(
            SYMBOL,
            [1, FIXED_H as u32, 1],
            [32, 1, 1],
            lds as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(p_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b.push_f32(sc);
                b
            },
        )
    }

    /// Benchmark-only stable LSE merge of two online-softmax attention partials.
    ///
    /// Fixed shape B=16, H=32, HD=128. `prefix`/`suffix` are F32 `[B,H,130]`;
    /// `out` is F32 `[B,H,128]`. JIT on first call.
    #[doc(hidden)]
    pub fn attention_partition_merge_f32_bench(
        &mut self,
        prefix: &GpuTensor,
        suffix: &GpuTensor,
        out: &GpuTensor,
        batch: usize,
        n_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const FIXED_B: usize = 16;
        const FIXED_H: usize = 32;
        const FIXED_HD: usize = 128;
        const PARTIAL_STRIDE: usize = 2 + FIXED_HD;
        if batch != FIXED_B || n_heads != FIXED_H || head_dim != FIXED_HD {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_partition_merge_f32_bench requires B={FIXED_B} H={FIXED_H} \
                     HD={FIXED_HD}, got B={batch} H={n_heads} HD={head_dim}"
                ),
            ));
        }
        let need_partial = FIXED_B * FIXED_H * PARTIAL_STRIDE;
        let need_out = FIXED_B * FIXED_H * FIXED_HD;
        if prefix.numel() < need_partial || suffix.numel() < need_partial || out.numel() < need_out
        {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_partition_merge_f32_bench capacity mismatch: \
                     prefix={} suffix={} out={} (need partial>={need_partial}, out>={need_out})",
                    prefix.numel(),
                    suffix.numel(),
                    out.numel()
                ),
            ));
        }
        const SYMBOL: &str = "attention_partition_merge_f32";
        self.ensure_kernel(SYMBOL, kernels::ATTENTION_PARTITION_MERGE_F32_SRC, SYMBOL)?;
        let mut p_ptr = prefix.buf.as_ptr();
        let mut s_ptr = suffix.buf.as_ptr();
        let mut o_ptr = out.buf.as_ptr();
        let mut bs = FIXED_B as i32;
        let mut nh = FIXED_H as i32;
        let mut hd = FIXED_HD as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut p_ptr as *mut _ as *mut c_void,
            &mut s_ptr as *mut _ as *mut c_void,
            &mut o_ptr as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let n_rec = FIXED_B * FIXED_H;
        let grid_x = n_rec.div_ceil(8) as u32;
        self.launch_maybe_blob(SYMBOL, [grid_x, 1, 1], [256, 1, 1], 0, &mut params, || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(p_ptr);
            b.push_ptr(s_ptr);
            b.push_ptr(o_ptr);
            b.push_i32(bs);
            b.push_i32(nh);
            b.push_i32(hd);
            b
        })
    }

    /// Batched flash attention for Q8_0 KV — tile + reduce two-kernel path.
    /// No LDS capacity limit: tiles seq_len into chunks of `tile_size` only,
    /// so shared memory is O(tile_size), not O(max_ctx_len). Replaces the
    /// old `attention_q8_0_kv_batched_masked` for long contexts (LDS would
    /// exceed ~64 KB hardware limit past ~15k ctx).
    ///
    /// Q8_0 has no per-quad rotation (unlike asym4/fwht), so `cos_theta` and
    /// `sin_theta` are not needed. The kernel never reads them, so `q` is
    /// passed as a dummy for both — matching the `launch_asym_flash_batched`
    /// signature without special-casing.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_q8_0_tile_batched",
            kernels::ATTENTION_FLASH_Q8_0_TILE_BATCHED_SRC,
            "attention_flash_q8_0_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            q, // cos_theta dummy — kernel ignores
            q, // sin_theta dummy — kernel ignores
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// One KV scan for `batch_size` query rows; `Ok(false)` = out of scope, caller must fall back.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_rows_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<bool> {
        if !(self.arch_caps.is_gfx1100() || self.arch_caps.is_gfx1201()) {
            return Ok(false);
        }
        let dpt = head_dim / 32;
        if head_dim % 32 != 0 || !(dpt == 4 || dpt == 8) {
            return Ok(false);
        }
        let rows = flash_rows_per_block(batch_size);
        if rows < 4 {
            return Ok(false);
        }
        self.bind_thread()?;
        let tile_size = self.attn_tile_size();
        let max_tiles = max_ctx_len.div_ceil(tile_size);
        let stride = 2 + head_dim;
        let partials_bytes_per_row = n_heads * max_tiles * stride * 4;
        if partials_bytes_per_row == 0 {
            return Ok(false);
        }
        let sub_batch = (partials.numel() * 4 / partials_bytes_per_row)
            .max(1)
            .min(batch_size);
        let func: &'static str = match (rows, dpt) {
            (8, 8) => "attention_flash_q8_0_rows8_d8",
            (4, 8) => "attention_flash_q8_0_rows4_d8",
            (8, 4) => "attention_flash_q8_0_rows8_d4",
            (4, 4) => "attention_flash_q8_0_rows4_d4",
            _ => return Ok(false),
        };
        self.ensure_kernel(func, kernels::ATTENTION_FLASH_Q8_0_TILE_ROWS_SRC, func)?;
        self.ensure_kernel(
            "attention_flash_asym_reduce_batched",
            kernels::ATTENTION_FLASH_ASYM_REDUCE_BATCHED_SRC,
            "attention_flash_asym_reduce_batched",
        )?;

        let q_dim = n_heads * head_dim;
        // Scores are carried in log2 space so the kernel's softmax is one
        // v_exp_f32 per row-token; partials convert back on write.
        let scale = std::f32::consts::LOG2_E / (head_dim as f32).sqrt();
        let mut offset = 0usize;
        while offset < batch_size {
            let chunk = (batch_size - offset).min(sub_batch);
            {
                let q_ptr =
                    unsafe { (q.buf.as_ptr() as *mut u8).add(offset * q_dim * 4) as *mut c_void };
                let k_ptr = k_cache.buf.as_ptr();
                let v_ptr = v_cache.buf.as_ptr();
                let p_ptr = partials.buf.as_ptr();
                let pos_ptr = positions.buf.as_ptr();
                let nh = n_heads as i32;
                let nkv = n_kv_heads as i32;
                let hd = head_dim as i32;
                let sc = scale;
                let ts = tile_size as i32;
                let mt = max_tiles as i32;
                let bo = offset as i32;
                let rv = chunk as i32;
                let mut params: Vec<*mut c_void> = vec![
                    &q_ptr as *const _ as *mut c_void,
                    &k_ptr as *const _ as *mut c_void,
                    &v_ptr as *const _ as *mut c_void,
                    &p_ptr as *const _ as *mut c_void,
                    &pos_ptr as *const _ as *mut c_void,
                    &nh as *const _ as *mut c_void,
                    &nkv as *const _ as *mut c_void,
                    &hd as *const _ as *mut c_void,
                    &sc as *const _ as *mut c_void,
                    &ts as *const _ as *mut c_void,
                    &mt as *const _ as *mut c_void,
                    &bo as *const _ as *mut c_void,
                    &rv as *const _ as *mut c_void,
                ];
                let groups = chunk.div_ceil(rows);
                self.launch_maybe_blob(
                    func,
                    [n_heads as u32, max_tiles as u32, groups as u32],
                    [32, 1, 1],
                    0,
                    &mut params,
                    || {
                        let mut b = hip_bridge::KernargBlob::new();
                        b.push_ptr(q_ptr);
                        b.push_ptr(k_ptr);
                        b.push_ptr(v_ptr);
                        b.push_ptr(p_ptr);
                        b.push_ptr(pos_ptr);
                        b.push_i32(nh);
                        b.push_i32(nkv);
                        b.push_i32(hd);
                        b.push_f32(sc);
                        b.push_i32(ts);
                        b.push_i32(mt);
                        b.push_i32(bo);
                        b.push_i32(rv);
                        b
                    },
                )?;
            }
            {
                let p_ptr = partials.buf.as_ptr();
                let o_ptr =
                    unsafe { (out.buf.as_ptr() as *mut u8).add(offset * q_dim * 4) as *mut c_void };
                let pos_ptr = positions.buf.as_ptr();
                let nh = n_heads as i32;
                let hd = head_dim as i32;
                let ts = tile_size as i32;
                let mt = max_tiles as i32;
                let bo = offset as i32;
                let bs = 0i32;
                let bc = 0i32;
                let mut params: Vec<*mut c_void> = vec![
                    &p_ptr as *const _ as *mut c_void,
                    &o_ptr as *const _ as *mut c_void,
                    &pos_ptr as *const _ as *mut c_void,
                    &nh as *const _ as *mut c_void,
                    &hd as *const _ as *mut c_void,
                    &ts as *const _ as *mut c_void,
                    &mt as *const _ as *mut c_void,
                    &bo as *const _ as *mut c_void,
                    &bs as *const _ as *mut c_void,
                    &bc as *const _ as *mut c_void,
                ];
                self.launch_maybe_blob(
                    "attention_flash_asym_reduce_batched",
                    [n_heads as u32, chunk as u32, 1],
                    [32, 1, 1],
                    0,
                    &mut params,
                    || {
                        let mut b = hip_bridge::KernargBlob::new();
                        b.push_ptr(p_ptr);
                        b.push_ptr(o_ptr);
                        b.push_ptr(pos_ptr);
                        b.push_i32(nh);
                        b.push_i32(hd);
                        b.push_i32(ts);
                        b.push_i32(mt);
                        b.push_i32(bo);
                        b.push_i32(bs);
                        b.push_i32(bc);
                        b
                    },
                )?;
            }
            offset += chunk;
        }
        Ok(true)
    }

    /// Multi-slot Q8_0 tiled flash attention. `slot_descs` is `[n_slots]`
    /// `KvSlotDesc`; `row_slot` is `[batch_size]` slot indices per query row.
    /// Passing `None` for both is exactly the legacy single-sequence path
    /// (identical to [`attention_flash_q8_0_batched_masked`]). This is the
    /// long-context entry point: `attention_flash_q8_0_tile_batched` has no
    /// LDS context cap, unlike the LDS kernel that degenerates above
    /// `LDS_CTX_LIMIT`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_batched_masked_slots(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_q8_0_tile_batched",
            kernels::ATTENTION_FLASH_Q8_0_TILE_BATCHED_SRC,
            "attention_flash_q8_0_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            q, // cos_theta dummy — kernel ignores
            q, // sin_theta dummy — kernel ignores
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            slot_descs,
            row_slot,
        )
    }

    /// Sliding-window variant of [`attention_flash_q8_0_batched_masked`]. A
    /// query at position `p` attends only to keys in `[p-window+1, p]` (the last
    /// `window` keys); `window <= 0` is full causal (identical to the non-windowed
    /// method). Used by cohere2moe's `sliding_attention` layers so context beyond
    /// `sliding_window` clips correctly instead of running full-causal (degraded).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_batched_masked_windowed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_q8_0_tile_batched",
            kernels::ATTENTION_FLASH_Q8_0_TILE_BATCHED_SRC,
            "attention_flash_q8_0_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            q, // cos_theta dummy — kernel ignores
            q, // sin_theta dummy — kernel ignores
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            window,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Flash attention with Q8_0 KV cache — tile + reduce two-kernel path.
    /// Tiles seq_len into chunks of `tile_size`, launches [n_heads, n_tiles]
    /// blocks for the tile kernel, then [n_heads] blocks for the reduce.
    /// Requires a pre-allocated `partials` buffer of size
    /// n_heads * max_tiles * (2 + head_dim) floats.
    pub fn attention_flash_q8_0(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.attention_flash_q8_0_windowed(
            q,
            k_cache,
            v_cache,
            out,
            pos_buf,
            seq_len_hint,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            partials,
            0,
        )
    }

    /// Sliding-window variant of [`attention_flash_q8_0`]: a query at position
    /// `p` attends only to keys in `[p-window+1, p]`. `window <= 0` is full
    /// causal (identical to the non-windowed method). Used by cohere2moe's
    /// `sliding_attention` decode steps once context exceeds `sliding_window`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_windowed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        window: i32,
    ) -> HipResult<()> {
        self.attention_flash_q8_0_windowed_impl(
            q,
            k_cache,
            v_cache,
            out,
            pos_buf,
            seq_len_hint,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            partials,
            window,
            None,
        )
    }

    /// Q8 flash-attention decode with the Qwen output gate and MQ rotation
    /// folded into the reduce epilogue. The tile pass is identical to
    /// `attention_flash_q8_0`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_q8_0_gated_mq_rotate_gfx1100(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        gate: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.attention_flash_q8_0_windowed_impl(
            q,
            k_cache,
            v_cache,
            out,
            pos_buf,
            seq_len_hint,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            partials,
            0,
            Some(gate),
        )
    }

    #[allow(clippy::too_many_arguments)]
    fn attention_flash_q8_0_windowed_impl(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        window: i32,
        output_gate: Option<&GpuTensor>,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let tile_size = q8_flash_tile_size(&self.arch, n_heads, n_kv_heads, head_dim, max_seq);
        // Once a sliding cache rolls over, its physical rows contain exactly
        // the last `max_seq` logical tokens. Attention is permutation-invariant
        // over those rows (RoPE is already baked into K), so scan the compact
        // physical ring rather than launching over the unbounded logical span.
        let effective_seq_len = if window > 0 {
            seq_len_hint.min(max_seq)
        } else {
            seq_len_hint
        };
        let effective_seq_arg = if window > 0 {
            effective_seq_len as i32
        } else {
            0
        };
        // Graph-safe: use max_tiles so the grid is position-independent.
        // The tile kernel exits early for tiles beyond actual seq_len.
        let max_tiles = (max_seq + tile_size - 1) / tile_size;
        // For profiling / non-graph code paths, the actual tile count:
        let actual_tiles = (effective_seq_len + tile_size - 1) / tile_size;
        // Redline records an immutable launch sequence independently of
        // hipGraph's capture_mode. Its replay updates pos_buf but cannot grow a
        // recorded grid when seq_len crosses a tile boundary, so the
        // recording pass must capture the same max_tiles superset as hipGraph.
        let launch_tiles = replay_stable_tile_count(
            actual_tiles,
            max_tiles,
            self.graphs.capture_mode,
            self.replay.is_recording(),
        );

        // ── Tile kernel ──
        let gfx1151_tile_dpp = self.arch_caps.is_gfx1151()
            && hipfire_config::developer_var("HIPFIRE_GFX1151_ATTENTION_TILE_DPP").as_deref()
                == Ok("1");
        let (tile_module, tile_src) = if gfx1151_tile_dpp {
            (
                "attention_flash_q8_0_tile_dpp_gfx1151",
                kernels::ATTENTION_FLASH_Q8_0_TILE_DPP_GFX1151_SRC,
            )
        } else {
            (
                "attention_flash_q8_0_tile",
                kernels::ATTENTION_FLASH_Q8_0_TILE_SRC,
            )
        };
        self.ensure_kernel(tile_module, tile_src, "attention_flash_q8_0_tile")?;
        {
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let q_ptr = q.buf.as_ptr();
            let k_ptr = k_cache.buf.as_ptr();
            let v_ptr = v_cache.buf.as_ptr();
            let p_ptr = partials.buf.as_ptr();
            let pos_ptr = pos_buf.as_ptr();
            let nh = n_heads as i32;
            let nkv = n_kv_heads as i32;
            let hd = head_dim as i32;
            let ms = max_seq as i32;
            let sc = scale;
            let ts = tile_size as i32;
            let wn = window;
            let es = effective_seq_arg;
            let grid = [n_heads as u32, launch_tiles as u32, 1];
            let shared = ((tile_size + head_dim) * 4) as u32;
            let mut params: Vec<*mut c_void> = vec![
                &q_ptr as *const _ as *mut c_void,
                &k_ptr as *const _ as *mut c_void,
                &v_ptr as *const _ as *mut c_void,
                &p_ptr as *const _ as *mut c_void,
                &pos_ptr as *const _ as *mut c_void,
                &nh as *const _ as *mut c_void,
                &nkv as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
                &ms as *const _ as *mut c_void,
                &sc as *const _ as *mut c_void,
                &ts as *const _ as *mut c_void,
                &wn as *const _ as *mut c_void,
                &es as *const _ as *mut c_void,
            ];
            self.launch_maybe_blob_position_grid(
                "attention_flash_q8_0_tile",
                grid,
                [32, 1, 1],
                shared,
                &mut params,
                1,
                1,
                tile_size as u32,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(q_ptr);
                    b.push_ptr(k_ptr);
                    b.push_ptr(v_ptr);
                    b.push_ptr(p_ptr);
                    b.push_ptr(pos_ptr);
                    b.push_i32(nh);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(ms);
                    b.push_f32(sc);
                    b.push_i32(ts);
                    b.push_i32(wn);
                    b.push_i32(es);
                    b
                },
            )?;
        }

        // ── Reduce kernel (reads seq_len from pos_buf, computes n_tiles) ──
        {
            let p_ptr = partials.buf.as_ptr();
            let o_ptr = out.buf.as_ptr();
            let nh = n_heads as i32;
            let hd = head_dim as i32;
            let pos_ptr = pos_buf.as_ptr();
            let ts = tile_size as i32;
            let mt = max_tiles as i32;
            if let Some(gate) = output_gate {
                self.attention_flash_reduce_gated_mq_rotate_gfx1100(
                    partials, out, gate, pos_buf, n_heads, head_dim, tile_size, max_tiles,
                )?;
            } else {
                const KERNEL: &str = "attention_flash_q8_0_reduce";
                self.ensure_kernel(KERNEL, kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC, KERNEL)?;
                let mut params: Vec<*mut c_void> = vec![
                    &p_ptr as *const _ as *mut c_void,
                    &o_ptr as *const _ as *mut c_void,
                    &nh as *const _ as *mut c_void,
                    &hd as *const _ as *mut c_void,
                    &pos_ptr as *const _ as *mut c_void,
                    &ts as *const _ as *mut c_void,
                    &mt as *const _ as *mut c_void,
                ];
                self.launch_maybe_blob(
                    KERNEL,
                    [n_heads as u32, 1, 1],
                    [256, 1, 1],
                    (max_tiles * 4) as u32,
                    &mut params,
                    || {
                        let mut b = hip_bridge::KernargBlob::new();
                        b.push_ptr(p_ptr);
                        b.push_ptr(o_ptr);
                        b.push_i32(nh);
                        b.push_i32(hd);
                        b.push_ptr(pos_ptr);
                        b.push_i32(ts);
                        b.push_i32(mt);
                        b
                    },
                )?;
            }
        }
        Ok(())
    }

    /// Compile a givens4 kernel — prepends turbo_common + givens_common headers.
    pub(crate) fn ensure_givens4_kernel(
        &mut self,
        name: &str,
        body_src: &str,
        func_name: &str,
    ) -> HipResult<()> {
        if self.functions.contains_key(func_name) {
            return Ok(());
        }
        // The runtime hipcc compile happens in a cache dir with no -I to
        // kernels/src, so a literal #include of any of these headers does not
        // resolve. Strip the directive and prepend the header body instead
        // (same pattern the lazy ensure_kernel callers use for
        // kv_slot_desc.h). kv_slot_desc.h is only stripped/prepended for
        // kernels that actually #include it (currently just the q8 tile
        // kernel — Task 5) so the other tile kernels' compiled source is
        // untouched.
        let needs_kv_slot_desc = body_src.contains("#include \"kv_slot_desc.h\"");
        let stripped = body_src
            .replace("#include \"turbo_common.h\"", "")
            .replace("#include \"givens_common.h\"", "")
            .replace("#include \"kv_slot_desc.h\"", "");
        let full_src = if needs_kv_slot_desc {
            format!(
                "{}\n{}\n{}\n{}",
                kernels::TURBO_COMMON_H,
                kernels::GIVENS_COMMON_SRC,
                kernels::KV_SLOT_DESC_H,
                stripped
            )
        } else {
            format!(
                "{}\n{}\n{}",
                kernels::TURBO_COMMON_H,
                kernels::GIVENS_COMMON_SRC,
                stripped
            )
        };
        let obj_path = self.compiler.compile(name, &full_src)?;
        let obj_path_str = obj_path.to_str().unwrap().to_string();
        if !self.modules.contains_key(name) {
            let module = crate::scratch::module_load_or_recompile(
                &self.hip,
                &mut self.compiler,
                name,
                &full_src,
                &obj_path_str,
            )?;
            self.modules.insert(name.to_string(), module);
        }
        let module = &self.modules[name];
        let func = self.hip.module_get_function(module, func_name)?;
        self.functions.insert(func_name.to_string(), func);
        Ok(())
    }

    /// Shared FWHT attention reduction. These launches must use the blob seam:
    /// Redline records only explicit kernarg blobs, and omitting this dependent
    /// reducer silently records an incomplete attention tape.
    #[allow(clippy::too_many_arguments)]
    fn attention_flash_fwht_reduce(
        &mut self,
        partials: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        head_dim: usize,
        tile_size: usize,
        max_tiles: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        let p_ptr = partials.buf.as_ptr();
        let o_ptr = out.buf.as_ptr();
        let nh = n_heads as i32;
        let hd = head_dim as i32;
        let pos_ptr = pos_buf.as_ptr();
        let ts = tile_size as i32;
        let mt = max_tiles as i32;

        if v_mode_bits != V_MODE_Q8 {
            self.ensure_givens4_kernel(
                "attention_flash_lloyd_reduce",
                kernels::ATTENTION_FLASH_LLOYD_REDUCE_SRC,
                "attention_flash_lloyd_reduce",
            )?;
            let s1_ptr = signs1.buf.as_ptr();
            let s2_ptr = signs2.buf.as_ptr();
            let mut params: Vec<*mut c_void> = vec![
                &p_ptr as *const _ as *mut c_void,
                &o_ptr as *const _ as *mut c_void,
                &nh as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
                &pos_ptr as *const _ as *mut c_void,
                &ts as *const _ as *mut c_void,
                &mt as *const _ as *mut c_void,
                &s1_ptr as *const _ as *mut c_void,
                &s2_ptr as *const _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                "attention_flash_lloyd_reduce",
                [n_heads as u32, 1, 1],
                [32, 1, 1],
                0,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(p_ptr);
                    b.push_ptr(o_ptr);
                    b.push_i32(nh);
                    b.push_i32(hd);
                    b.push_ptr(pos_ptr);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b.push_ptr(s1_ptr);
                    b.push_ptr(s2_ptr);
                    b
                },
            )
        } else {
            self.ensure_kernel(
                "attention_flash_q8_0_reduce",
                kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC,
                "attention_flash_q8_0_reduce",
            )?;
            let mut params: Vec<*mut c_void> = vec![
                &p_ptr as *const _ as *mut c_void,
                &o_ptr as *const _ as *mut c_void,
                &nh as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
                &pos_ptr as *const _ as *mut c_void,
                &ts as *const _ as *mut c_void,
                &mt as *const _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                "attention_flash_q8_0_reduce",
                [n_heads as u32, 1, 1],
                [256, 1, 1],
                (max_tiles * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(p_ptr);
                    b.push_ptr(o_ptr);
                    b.push_i32(nh);
                    b.push_i32(hd);
                    b.push_ptr(pos_ptr);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b
                },
            )
        }
    }

    /// Fused K+V write for asym4: K at givens4 (rotated 4-bit), V at Q8_0 (normal space).
    /// Launches two kernels — K-only givens4 writer + standard Q8_0 writer.
    pub fn kv_cache_write_asym4_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // K: rotated 4-bit
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_givens4",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS4_SRC,
            "kv_cache_write_asym_k_givens4",
        )?;
        {
            let func = &self.functions["kv_cache_write_asym_k_givens4"];
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = pos_buf.as_ptr();
            let mut ctp = cos_theta.buf.as_ptr();
            let mut stp = sin_theta.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut ctp as *mut _ as *mut c_void,
                &mut stp as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_kv_heads as u32, 1, 1],
                    [32, 1, 1],
                    shared_mem,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        // V: standard Q8_0
        self.kv_cache_write_q8_0(v_dst, v_src, pos_buf, n_kv_heads, head_dim)
    }

    /// Fused K+V write for fwht4: K at signed-FWHT-rotated 4-bit, V at Q8_0.
    /// Byte-identical storage to asym4_fused — only the K-write kernel differs.
    /// `signs1` and `signs2` are 128-element FP32 ±1 vectors (occupy the same
    /// `givens_cos`/`givens_sin` slots on KvCache when `quant_fwht == true`).
    pub fn kv_cache_write_fwht4_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_fwht4",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT4_SRC,
            "kv_cache_write_asym_k_fwht4",
        )?;
        {
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = pos_buf.as_ptr();
            let mut s1p = signs1.buf.as_ptr();
            let mut s2p = signs2.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut s1p as *mut _ as *mut c_void,
                &mut s2p as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            self.launch_maybe_blob(
                "kv_cache_write_asym_k_fwht4",
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                shared_mem,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(kdp);
                    b.push_ptr(ksp);
                    b.push_ptr(pp);
                    b.push_ptr(s1p);
                    b.push_ptr(s2p);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b
                },
            )?;
        }
        self.kv_write_v_by_mode(
            v_dst,
            v_src,
            pos_buf,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            v_mode_bits,
        )
    }

    /// Fused K+V write for asym3: K at 3-bit rotated (RotorQuant "planar3"), V at Q8_0.
    /// Best-quality rotated K per RotorQuant paper. Head geometry: 32 threads × 8
    /// values = 256 dims single-pass. 100 bytes/head for hd=256.
    pub fn kv_cache_write_asym3_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if gfx1100_asym3_q8_pair_enabled(self, head_dim) {
            const KERNEL: &str = "kv_cache_write_asym3_q8_pair_gfx1100";
            self.ensure_givens4_kernel(
                KERNEL,
                kernels::KV_CACHE_WRITE_ASYM3_Q8_PAIR_GFX1100_SRC,
                KERNEL,
            )?;
            let kd = k_dst.buf.as_ptr();
            let vd = v_dst.buf.as_ptr();
            let ks = k_src.buf.as_ptr();
            let vs = v_src.buf.as_ptr();
            let p = pos_buf.as_ptr();
            let ct = cos_theta.buf.as_ptr();
            let st = sin_theta.buf.as_ptr();
            let nkv = n_kv_heads as i32;
            let hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &kd as *const _ as *mut c_void,
                &vd as *const _ as *mut c_void,
                &ks as *const _ as *mut c_void,
                &vs as *const _ as *mut c_void,
                &p as *const _ as *mut c_void,
                &ct as *const _ as *mut c_void,
                &st as *const _ as *mut c_void,
                &nkv as *const _ as *mut c_void,
                &hd as *const _ as *mut c_void,
            ];
            let q8_blocks = n_kv_heads * head_dim / 32;
            let k_bytes =
                n_kv_heads * head_dim * 4 + n_kv_heads * (4 + head_dim * 3 / 8) + head_dim * 4;
            let bytes = k_bytes + crate::profile::kv_cache_write_q8_0_bytes(n_kv_heads, head_dim);
            let timer = crate::profile::begin_timer(&self.hip, "kv_write", KERNEL, bytes);
            let result = self.launch_maybe_blob(
                KERNEL,
                [(n_kv_heads + q8_blocks) as u32, 1, 1],
                [32, 1, 1],
                ((head_dim + 32) * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(kd);
                    b.push_ptr(vd);
                    b.push_ptr(ks);
                    b.push_ptr(vs);
                    b.push_ptr(p);
                    b.push_ptr(ct);
                    b.push_ptr(st);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b
                },
            );
            if let Some(t) = timer {
                t.finish(&self.hip);
            }
            return result;
        }
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_givens3",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS3_SRC,
            "kv_cache_write_asym_k_givens3",
        )?;
        {
            let func = &self.functions["kv_cache_write_asym_k_givens3"];
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = pos_buf.as_ptr();
            let mut ctp = cos_theta.buf.as_ptr();
            let mut stp = sin_theta.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut ctp as *mut _ as *mut c_void,
                &mut stp as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_kv_heads as u32, 1, 1],
                    [32, 1, 1],
                    shared_mem,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        self.kv_cache_write_q8_0(v_dst, v_src, pos_buf, n_kv_heads, head_dim)
    }

    /// Launch the fwht3 rotated-centroid write kernel on an arbitrary KV buffer.
    pub fn kv_cache_write_fwht3_vec(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_fwht3",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT3_SRC,
            "kv_cache_write_asym_k_fwht3",
        )?;
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_asym_k_fwht3",
            [n_kv_heads as u32, 1, 1],
            [32, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kdp);
                b.push_ptr(ksp);
                b.push_ptr(pp);
                b.push_ptr(s1p);
                b.push_ptr(s2p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b
            },
        )?;
        Ok(())
    }

    pub fn kv_cache_write_fwht3_vec_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_fwht3_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT3_BATCHED_SRC,
            "kv_cache_write_asym_k_fwht3_batched",
        )?;
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = positions.buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_asym_k_fwht3_batched",
            [n_kv_heads as u32, batch_size as u32, 1],
            [32, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kdp);
                b.push_ptr(ksp);
                b.push_ptr(pp);
                b.push_ptr(s1p);
                b.push_ptr(s2p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b
            },
        )
    }

    pub fn kv_cache_write_v256_2bit_vec(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_fwht256_2bit",
            kernels::KV_CACHE_WRITE_FWHT256_2BIT_SRC,
            "kv_cache_write_fwht256_2bit",
        )?;
        let func = &self.functions["kv_cache_write_fwht256_2bit"];
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    pub fn kv_cache_write_v256_2bit_vec_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_fwht256_2bit_batched",
            kernels::KV_CACHE_WRITE_FWHT256_2BIT_BATCHED_SRC,
            "kv_cache_write_fwht256_2bit_batched",
        )?;
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = positions.buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_fwht256_2bit_batched",
            [n_kv_heads as u32, batch_size as u32, 1],
            [32, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kdp);
                b.push_ptr(ksp);
                b.push_ptr(pp);
                b.push_ptr(s1p);
                b.push_ptr(s2p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b
            },
        )
    }

    pub fn kv_cache_write_v256_4bit_vec(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_fwht256_4bit",
            kernels::KV_CACHE_WRITE_FWHT256_4BIT_SRC,
            "kv_cache_write_fwht256_4bit",
        )?;
        let func = &self.functions["kv_cache_write_fwht256_4bit"];
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = pos_buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    pub fn kv_cache_write_v256_4bit_vec_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_fwht256_4bit_batched",
            kernels::KV_CACHE_WRITE_FWHT256_4BIT_BATCHED_SRC,
            "kv_cache_write_fwht256_4bit_batched",
        )?;
        let mut kdp = dst.buf.as_ptr();
        let mut ksp = src.buf.as_ptr();
        let mut pp = positions.buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        self.launch_maybe_blob(
            "kv_cache_write_fwht256_4bit_batched",
            [n_kv_heads as u32, batch_size as u32, 1],
            [32, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kdp);
                b.push_ptr(ksp);
                b.push_ptr(pp);
                b.push_ptr(s1p);
                b.push_ptr(s2p);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b
            },
        )
    }

    fn kv_write_v_by_mode(
        &mut self,
        v_dst: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        match v_mode_bits {
            2 => self.kv_cache_write_v256_2bit_vec(
                v_dst, v_src, pos_buf, signs1, signs2, n_kv_heads, head_dim,
            ),
            3 => self.kv_cache_write_fwht3_vec(
                v_dst, v_src, pos_buf, signs1, signs2, n_kv_heads, head_dim,
            ),
            4 => self.kv_cache_write_v256_4bit_vec(
                v_dst, v_src, pos_buf, signs1, signs2, n_kv_heads, head_dim,
            ),
            _ => self.kv_cache_write_q8_0(v_dst, v_src, pos_buf, n_kv_heads, head_dim),
        }
    }

    fn kv_write_v_by_mode_batched(
        &mut self,
        v_dst: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        match v_mode_bits {
            2 => self.kv_cache_write_v256_2bit_vec_batched(
                v_dst, v_src, positions, signs1, signs2, n_kv_heads, head_dim, batch_size,
            ),
            3 => self.kv_cache_write_fwht3_vec_batched(
                v_dst, v_src, positions, signs1, signs2, n_kv_heads, head_dim, batch_size,
            ),
            4 => self.kv_cache_write_v256_4bit_vec_batched(
                v_dst, v_src, positions, signs1, signs2, n_kv_heads, head_dim, batch_size,
            ),
            _ => self.kv_cache_write_q8_0_batched(
                v_dst, v_src, positions, n_kv_heads, head_dim, batch_size,
            ),
        }
    }

    pub fn transcode_v_q8_to_lloyd4(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        n_positions: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_transcode_v_q8_to_lloyd4",
            kernels::KV_TRANSCODE_V_Q8_TO_LLOYD4_SRC,
            "kv_transcode_v_q8_to_lloyd4",
        )?;
        let func = &self.functions["kv_transcode_v_q8_to_lloyd4"];
        let mut dp = dst.buf.as_ptr();
        let mut sp = src.buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut np = n_positions as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut dp as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, n_positions as u32, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    pub fn transcode_v_lloyd_down(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        n_positions: usize,
        src_bits: i32,
        dst_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_transcode_v_lloyd_down",
            kernels::KV_TRANSCODE_V_LLOYD_DOWN_SRC,
            "kv_transcode_v_lloyd_down",
        )?;
        let func = &self.functions["kv_transcode_v_lloyd_down"];
        let mut dp = dst.buf.as_ptr();
        let mut sp = src.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut np = n_positions as i32;
        let mut sb = src_bits;
        let mut db = dst_bits;
        let mut params: Vec<*mut c_void> = vec![
            &mut dp as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
            &mut sb as *mut _ as *mut c_void,
            &mut db as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, n_positions as u32, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    pub fn transcode_k_fwht4_to_fwht2(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        n_positions: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_transcode_k_fwht4_to_fwht2",
            kernels::KV_TRANSCODE_K_FWHT4_TO_FWHT2_SRC,
            "kv_transcode_k_fwht4_to_fwht2",
        )?;
        let func = &self.functions["kv_transcode_k_fwht4_to_fwht2"];
        let mut dp = dst.buf.as_ptr();
        let mut sp = src.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut np = n_positions as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut dp as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, n_positions as u32, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    pub fn transcode_k_fwht4_to_fwht3(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        n_positions: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_transcode_k_fwht4_to_fwht3",
            kernels::KV_TRANSCODE_K_FWHT4_TO_FWHT3_SRC,
            "kv_transcode_k_fwht4_to_fwht3",
        )?;
        let func = &self.functions["kv_transcode_k_fwht4_to_fwht3"];
        let mut dp = dst.buf.as_ptr();
        let mut sp = src.buf.as_ptr();
        let mut s1p = signs1.buf.as_ptr();
        let mut s2p = signs2.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut np = n_positions as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut dp as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut s1p as *mut _ as *mut c_void,
            &mut s2p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, n_positions as u32, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )?;
        }
        Ok(())
    }

    /// Fused K+V write for fwht3: K at signed-FWHT-256 rotated 3-bit, V at Q8_0.
    /// Byte-identical storage to asym3 — only the K-write kernel differs.
    pub fn kv_cache_write_fwht3_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.kv_cache_write_fwht3_vec(k_dst, k_src, pos_buf, signs1, signs2, n_kv_heads, head_dim)?;
        self.kv_write_v_by_mode(
            v_dst,
            v_src,
            pos_buf,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            v_mode_bits,
        )
    }

    /// Shared helper: launch a batched K-only rotated write kernel.
    fn launch_asym_k_batched(
        &mut self,
        kernel_key: &str,
        src_const: &'static str,
        func_name: &'static str,
        k_dst: &GpuTensor,
        k_src: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.ensure_givens4_kernel(kernel_key, src_const, func_name)?;
        let mut kdp = k_dst.buf.as_ptr();
        let mut ksp = k_src.buf.as_ptr();
        let mut pp = positions.buf.as_ptr();
        let mut ctp = cos_theta.buf.as_ptr();
        let mut stp = sin_theta.buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = batch_size as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut kdp as *mut _ as *mut c_void,
            &mut ksp as *mut _ as *mut c_void,
            &mut pp as *mut _ as *mut c_void,
            &mut ctp as *mut _ as *mut c_void,
            &mut stp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let shared_mem = ((head_dim + 32) * 4) as u32;
        self.launch_maybe_blob(
            func_name,
            [n_kv_heads as u32, batch_size as u32, 1],
            [32, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(kdp);
                b.push_ptr(ksp);
                b.push_ptr(pp);
                b.push_ptr(ctp);
                b.push_ptr(stp);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(bs);
                b
            },
        )
    }

    /// Shared helper: launch a batched asym flash tile + the shared asym reduce.
    ///
    /// `tree_bias` / `block_start` / `block_cols` activate DDTree tree-attention
    /// mode (bias added to in-block qk scores; seq_len extends to full cache
    /// including the tree block). When `tree_bias` is None and `block_cols` is
    /// 0, behavior is byte-identical to the legacy causal path.
    #[allow(clippy::too_many_arguments)]
    fn launch_asym_flash_batched(
        &mut self,
        tile_key: &'static str,
        tile_src: &'static str,
        tile_func_name: &'static str,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        v_mode_bits: i32,
        // Sliding-window span for the tile kernel: a query at position p attends
        // only to keys in [p-window+1, p]. <= 0 = full causal (legacy behavior).
        // Pushed as a trailing scalar kernarg; only the q8 tile kernel reads it
        // (asym/lloyd tile kernels declare fewer args and ignore the extra).
        window: i32,
        // When true, use the WMMA grid shape `[n_heads, ceil(chunk/BLOCK_M),
        // max_tiles]` and omit the `v_mode_bits` kernarg, even if the inline
        // `wmma_ok` ladder evaluates to false. Set by the WMMA dispatch
        // wrappers that already know their kernel is WMMA. Scalar callers
        // pass `false` (original behavior).
        force_wmma_grid: bool,
        // `slot_descs`/`row_slot`: MUST be both `Some` or both `None` — see
        // the assertion just below `use_wmma_grid`. When both `Some`,
        // `row_slot[row]` (GLOBAL row, i.e. batch_offset + blockIdx.z)
        // selects the `KvSlotDesc` used to translate KV addresses for that
        // row, letting one launch serve several independent sequences with
        // disjoint KV slabs; the row's own causal bound still comes from
        // `positions[row]`, never from `desc.seq_len` (see the kernel source
        // for why those two must not be conflated). When both `None` the
        // tile kernel falls back to legacy single-arena addressing derived
        // from `positions`/`max_seq`, byte-identical to the pre-SP1 kernel.
        // `slot_descs: Some, row_slot: None` is NOT a supported "partial"
        // mode — the kernel keys `slot` off `row_slot` (defaulting to 0) but
        // `desc` off `slot_descs`, so that combination would silently pin
        // every row to slot 0's descriptor while still running the
        // descriptor addressing path. Pushed unconditionally as the last two
        // non-WMMA kernargs below for every caller of this launcher; only
        // the q8 and asym3 tile kernels declare trailing parameters for them
        // today (see the assertion below for the WMMA exclusion) — every
        // other tile kernel routed through here (fwht/lloyd/asym2/asym4)
        // simply has fewer declared params and ignores the extra trailing
        // kernarg bytes, the same way they already ignore `window`.
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        assert_eq!(
            slot_descs.is_some(),
            row_slot.is_some(),
            "slot_descs and row_slot must be both Some or both None: \
             slot_descs=Some,row_slot=None would silently pin every row to \
             slot 0 (the kernel keys `slot` off row_slot, defaulting to 0, \
             but keys `desc` off slot_descs, so the half-configured \
             combination runs the descriptor addressing path anyway)"
        );
        assert!(
            !(slot_descs.is_some() && tree_bias.is_some()),
            "tree_bias combined with multi-slot descriptors has no defined \
             contract and no coverage: tree-verify batches are single-slot \
             (block_start/block_cols index one shared linearized tree), and \
             row_slot-per-row addressing for a tree-verify batch has not \
             been designed. Tree-verify + multi-slot is deliberately out of \
             SP1 scope."
        );
        // gfx1151 is the dev box; gfx1201 is the target. Never bake a tuned
        // constant into a `const` — see spec §11. Resolution lives in
        // `kv_slots::attn_tile_size` — the single source of truth every
        // caller of this value must share (see that function's doc comment
        // for the corruption bug three independent copies of this exact
        // logic caused).
        let tile_size: usize = self.attn_tile_size();
        const WMMA_BLOCK_M: usize = 16;
        let max_tiles = (max_ctx_len + tile_size - 1) / tile_size;
        let stride = 2 + head_dim;
        // Bytes of `partials` consumed per query row (n_heads * max_tiles *
        // (2+head_dim) floats) — drives how many rows fit in one sub-batch
        // chunk. Distinct from the `.hip`-side `per_pos_bytes`, which means
        // KV bytes per cached position (n_kv_heads * head_dim/32 * 34); the
        // two are unrelated quantities that happened to share a name.
        let partials_bytes_per_row = n_heads * max_tiles * stride * 4;
        let partials_capacity = partials.numel() * 4;
        let sub_batch = if partials_bytes_per_row > 0 {
            (partials_capacity / partials_bytes_per_row)
                .max(1)
                .min(batch_size)
        } else {
            batch_size
        };

        let wmma_fa_kernel = if self.arch_caps.has_wmma_w32_gfx12() {
            Some((
                "attention_flash_asym4_wmma_tile_batched_gfx12",
                kernels::ATTENTION_FLASH_ASYM4_WMMA_TILE_BATCHED_GFX12_SRC,
                "attention_flash_asym4_wmma_tile_batched_gfx12",
            ))
        } else if self.arch_caps.has_wmma_w32() {
            Some((
                "attention_flash_asym4_wmma_tile_batched",
                kernels::ATTENTION_FLASH_ASYM4_WMMA_TILE_BATCHED_SRC,
                "attention_flash_asym4_wmma_tile_batched",
            ))
        } else {
            None
        };
        let wmma_ok = is_wmma_fa_enabled()
            && wmma_fa_kernel.is_some()
            && (head_dim == 128 || head_dim == 256)
            && tree_bias.is_none()
            && v_mode_bits == V_MODE_Q8
            && tile_func_name == "attention_flash_asym4_tile_batched"
            && batch_size >= wmma_fa_min_batch()
            && batch_size % WMMA_BLOCK_M == 0
            && sub_batch % WMMA_BLOCK_M == 0;
        // `use_wmma_grid` controls grid shape, LDS, and kernarg layout.
        // True when either the inline env-gated ladder fires (scalar→WMMA
        // upgrade) OR the dispatch path explicitly routes to a WMMA variant.
        let use_wmma_grid = wmma_ok || force_wmma_grid;
        // WMMA owns complete 16-row tiles and has no row-count kernarg. The
        // capacity-derived sub-batch can be any integer (for example 342 at
        // PP8192), so round it down before splitting an aligned outer batch.
        // The dispatch wrappers reject non-aligned outer batches and use the
        // scalar tile kernel instead.
        let sub_batch = if use_wmma_grid {
            debug_assert_eq!(batch_size % WMMA_BLOCK_M, 0);
            (sub_batch / WMMA_BLOCK_M) * WMMA_BLOCK_M
        } else {
            sub_batch
        };
        debug_assert!(!use_wmma_grid || sub_batch >= WMMA_BLOCK_M);
        assert!(
            !(use_wmma_grid && (slot_descs.is_some() || row_slot.is_some())),
            "multi-slot descriptors are not supported on the WMMA tile grid; \
             the WMMA kernarg layout differs (omits v_mode_bits, slot_descs, \
             and row_slot entirely) and asym4-WMMA is out of SP1 scope"
        );
        let (eff_tile_key, eff_tile_src, eff_tile_func): (
            &'static str,
            &'static str,
            &'static str,
        ) = if wmma_ok {
            wmma_fa_kernel.expect("wmma_ok requires a selected WMMA-FA kernel")
        } else {
            (tile_key, tile_src, tile_func_name)
        };

        self.ensure_givens4_kernel(eff_tile_key, eff_tile_src, eff_tile_func)?;
        if v_mode_bits != V_MODE_Q8 {
            self.ensure_givens4_kernel(
                "attention_flash_lloyd_reduce_batched",
                kernels::ATTENTION_FLASH_LLOYD_REDUCE_BATCHED_SRC,
                "attention_flash_lloyd_reduce_batched",
            )?;
        } else {
            self.ensure_kernel(
                "attention_flash_asym_reduce_batched",
                kernels::ATTENTION_FLASH_ASYM_REDUCE_BATCHED_SRC,
                "attention_flash_asym_reduce_batched",
            )?;
        }

        let q_dim = n_heads * head_dim;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut offset = 0usize;
        while offset < batch_size {
            let chunk = (batch_size - offset).min(sub_batch);
            {
                let q_ptr =
                    unsafe { (q.buf.as_ptr() as *mut u8).add(offset * q_dim * 4) as *mut c_void };
                let k_ptr = k_cache.buf.as_ptr();
                let v_ptr = v_cache.buf.as_ptr();
                let p_ptr = partials.buf.as_ptr();
                let pos_ptr = positions.buf.as_ptr();
                let ct_ptr = cos_theta.buf.as_ptr();
                let st_ptr = sin_theta.buf.as_ptr();
                let bias_ptr: *mut std::ffi::c_void = match tree_bias {
                    Some(t) => t.buf.as_ptr(),
                    None => std::ptr::null_mut(),
                };
                let nh = n_heads as i32;
                let nkv = n_kv_heads as i32;
                let hd = head_dim as i32;
                let ms = max_seq as i32;
                let sc = scale;
                let ts = tile_size as i32;
                let mt = max_tiles as i32;
                let bo = offset as i32;
                let bs = block_start as i32;
                let bc = block_cols as i32;
                let vm = v_mode_bits;
                let wn = window;
                let desc_ptr: *mut std::ffi::c_void = match slot_descs {
                    Some(t) => t.buf.as_ptr(),
                    None => std::ptr::null_mut(),
                };
                let row_slot_ptr: *mut std::ffi::c_void = match row_slot {
                    Some(t) => t.buf.as_ptr(),
                    None => std::ptr::null_mut(),
                };
                let mut params: Vec<*mut c_void> = vec![
                    &q_ptr as *const _ as *mut c_void,
                    &k_ptr as *const _ as *mut c_void,
                    &v_ptr as *const _ as *mut c_void,
                    &p_ptr as *const _ as *mut c_void,
                    &pos_ptr as *const _ as *mut c_void,
                    &ct_ptr as *const _ as *mut c_void,
                    &st_ptr as *const _ as *mut c_void,
                    &bias_ptr as *const _ as *mut c_void,
                    &nh as *const _ as *mut c_void,
                    &nkv as *const _ as *mut c_void,
                    &hd as *const _ as *mut c_void,
                    &ms as *const _ as *mut c_void,
                    &sc as *const _ as *mut c_void,
                    &ts as *const _ as *mut c_void,
                    &mt as *const _ as *mut c_void,
                    &bo as *const _ as *mut c_void,
                    &bs as *const _ as *mut c_void,
                    &bc as *const _ as *mut c_void,
                ];
                if !use_wmma_grid {
                    params.push(&vm as *const _ as *mut c_void);
                    params.push(&wn as *const _ as *mut c_void);
                    params.push(&desc_ptr as *const _ as *mut c_void);
                    params.push(&row_slot_ptr as *const _ as *mut c_void);
                }
                let (grid, lds_bytes): ([u32; 3], u32) = if use_wmma_grid {
                    let m_tiles = (chunk + WMMA_BLOCK_M - 1) / WMMA_BLOCK_M;
                    ([n_heads as u32, m_tiles as u32, max_tiles as u32], 0)
                } else {
                    (
                        [n_heads as u32, max_tiles as u32, chunk as u32],
                        (tile_size * 4) as u32,
                    )
                };
                self.launch_maybe_blob(
                    eff_tile_func,
                    grid,
                    [32, 1, 1],
                    lds_bytes,
                    &mut params,
                    || {
                        let mut b = hip_bridge::KernargBlob::new();
                        b.push_ptr(q_ptr);
                        b.push_ptr(k_ptr);
                        b.push_ptr(v_ptr);
                        b.push_ptr(p_ptr);
                        b.push_ptr(pos_ptr);
                        b.push_ptr(ct_ptr);
                        b.push_ptr(st_ptr);
                        b.push_ptr(bias_ptr);
                        b.push_i32(nh);
                        b.push_i32(nkv);
                        b.push_i32(hd);
                        b.push_i32(ms);
                        b.push_f32(sc);
                        b.push_i32(ts);
                        b.push_i32(mt);
                        b.push_i32(bo);
                        b.push_i32(bs);
                        b.push_i32(bc);
                        if !use_wmma_grid {
                            b.push_i32(vm);
                            b.push_i32(wn);
                            b.push_ptr(desc_ptr);
                            b.push_ptr(row_slot_ptr);
                        }
                        b
                    },
                )?;
            }
            {
                let p_ptr = partials.buf.as_ptr();
                let o_ptr =
                    unsafe { (out.buf.as_ptr() as *mut u8).add(offset * q_dim * 4) as *mut c_void };
                let pos_ptr = positions.buf.as_ptr();
                let nh = n_heads as i32;
                let hd = head_dim as i32;
                let ts = tile_size as i32;
                let mt = max_tiles as i32;
                let bo = offset as i32;
                let bs = block_start as i32;
                let bc = block_cols as i32;
                if v_mode_bits != V_MODE_Q8 {
                    let s1_ptr = cos_theta.buf.as_ptr();
                    let s2_ptr = sin_theta.buf.as_ptr();
                    let mut params: Vec<*mut c_void> = vec![
                        &p_ptr as *const _ as *mut c_void,
                        &o_ptr as *const _ as *mut c_void,
                        &pos_ptr as *const _ as *mut c_void,
                        &nh as *const _ as *mut c_void,
                        &hd as *const _ as *mut c_void,
                        &ts as *const _ as *mut c_void,
                        &mt as *const _ as *mut c_void,
                        &bo as *const _ as *mut c_void,
                        &bs as *const _ as *mut c_void,
                        &bc as *const _ as *mut c_void,
                        &s1_ptr as *const _ as *mut c_void,
                        &s2_ptr as *const _ as *mut c_void,
                    ];
                    self.launch_maybe_blob(
                        "attention_flash_lloyd_reduce_batched",
                        [n_heads as u32, chunk as u32, 1],
                        [32, 1, 1],
                        0,
                        &mut params,
                        || {
                            let mut b = hip_bridge::KernargBlob::new();
                            b.push_ptr(p_ptr);
                            b.push_ptr(o_ptr);
                            b.push_ptr(pos_ptr);
                            b.push_i32(nh);
                            b.push_i32(hd);
                            b.push_i32(ts);
                            b.push_i32(mt);
                            b.push_i32(bo);
                            b.push_i32(bs);
                            b.push_i32(bc);
                            b.push_ptr(s1_ptr);
                            b.push_ptr(s2_ptr);
                            b
                        },
                    )?;
                } else {
                    let mut params: Vec<*mut c_void> = vec![
                        &p_ptr as *const _ as *mut c_void,
                        &o_ptr as *const _ as *mut c_void,
                        &pos_ptr as *const _ as *mut c_void,
                        &nh as *const _ as *mut c_void,
                        &hd as *const _ as *mut c_void,
                        &ts as *const _ as *mut c_void,
                        &mt as *const _ as *mut c_void,
                        &bo as *const _ as *mut c_void,
                        &bs as *const _ as *mut c_void,
                        &bc as *const _ as *mut c_void,
                    ];
                    self.launch_maybe_blob(
                        "attention_flash_asym_reduce_batched",
                        [n_heads as u32, chunk as u32, 1],
                        [32, 1, 1],
                        0,
                        &mut params,
                        || {
                            let mut b = hip_bridge::KernargBlob::new();
                            b.push_ptr(p_ptr);
                            b.push_ptr(o_ptr);
                            b.push_ptr(pos_ptr);
                            b.push_i32(nh);
                            b.push_i32(hd);
                            b.push_i32(ts);
                            b.push_i32(mt);
                            b.push_i32(bo);
                            b.push_i32(bs);
                            b.push_i32(bc);
                            b
                        },
                    )?;
                }
            }
            offset += chunk;
        }
        Ok(())
    }

    /// Batched K+V write for asym4 (K 4-bit rotated + V Q8_0).
    pub fn kv_cache_write_asym4_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_k_batched(
            "kv_cache_write_asym_k_givens4_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS4_BATCHED_SRC,
            "kv_cache_write_asym_k_givens4_batched",
            k_dst,
            k_src,
            positions,
            cos_theta,
            sin_theta,
            n_kv_heads,
            head_dim,
            batch_size,
        )?;
        self.kv_cache_write_q8_0_batched(v_dst, v_src, positions, n_kv_heads, head_dim, batch_size)
    }

    /// Batched K+V write for fwht4 (K FWHT-rotated 4-bit + V Q8_0).
    /// Same launch geometry as asym4_batched; only the kernel name + sign-vector
    /// param semantics differ.
    pub fn kv_cache_write_fwht4_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_k_batched(
            "kv_cache_write_asym_k_fwht4_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT4_BATCHED_SRC,
            "kv_cache_write_asym_k_fwht4_batched",
            k_dst,
            k_src,
            positions,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            batch_size,
        )?;
        self.kv_write_v_by_mode_batched(
            v_dst,
            v_src,
            positions,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            batch_size,
            v_mode_bits,
        )
    }

    /// Batched K+V write for asym2 (K 2-bit rotated + V Q8_0).
    pub fn kv_cache_write_asym2_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_k_batched(
            "kv_cache_write_asym_k_givens2_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS2_BATCHED_SRC,
            "kv_cache_write_asym_k_givens2_batched",
            k_dst,
            k_src,
            positions,
            cos_theta,
            sin_theta,
            n_kv_heads,
            head_dim,
            batch_size,
        )?;
        self.kv_cache_write_q8_0_batched(v_dst, v_src, positions, n_kv_heads, head_dim, batch_size)
    }

    /// Batched K+V write for fwht2 (K FWHT-rotated 2-bit + V Q8_0).
    pub fn kv_cache_write_fwht2_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_k_batched(
            "kv_cache_write_asym_k_fwht2_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT2_BATCHED_SRC,
            "kv_cache_write_asym_k_fwht2_batched",
            k_dst,
            k_src,
            positions,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            batch_size,
        )?;
        self.kv_write_v_by_mode_batched(
            v_dst,
            v_src,
            positions,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            batch_size,
            v_mode_bits,
        )
    }

    /// Batched flash attention for asym4 (K 4-bit rotated + V Q8_0).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym4_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.attention_flash_asym4_batched_masked(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
        )
    }

    /// Tree-mask variant of `attention_flash_asym4_batched`. See
    /// `attention_q8_0_kv_batched_masked` and `ddtree::linearize_tree` for the
    /// bias layout. Passes `tree_bias` / `block_start` / `block_cols` into the
    /// tile + reduce kernels.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym4_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_asym4_tile_batched",
            kernels::ATTENTION_FLASH_ASYM4_TILE_BATCHED_SRC,
            "attention_flash_asym4_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// WMMA-accelerated batched flash attention for asym4 + Q8-V.
    /// Same parameter layout as `attention_flash_asym4_batched_masked` but uses
    /// the WMMA tile kernel. Caller must ensure: head_dim in {128, 256},
    /// tree_bias is None, batch_size >= 16 and divisible by 16.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym4_wmma_tile_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_asym4_wmma_tile_batched",
            kernels::ATTENTION_FLASH_ASYM4_WMMA_TILE_BATCHED_SRC,
            "attention_flash_asym4_wmma_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ true,
            None,
            None,
        )
    }

    /// WMMA-accelerated batched flash attention for asym4 + Q8-V (gfx12 variant).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym4_wmma_tile_batched_gfx12(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_asym4_wmma_tile_batched_gfx12",
            kernels::ATTENTION_FLASH_ASYM4_WMMA_TILE_BATCHED_GFX12_SRC,
            "attention_flash_asym4_wmma_tile_batched_gfx12",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ true,
            None,
            None,
        )
    }

    /// Batched flash attention for fwht4 (K FWHT-rotated 4-bit + V Q8_0).
    /// `signs1` and `signs2` occupy the same slots as cos_theta/sin_theta on
    /// the asym4 path — the helper passes them opaquely to the tile kernel.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_fwht4_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.attention_flash_fwht4_batched_masked(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            signs1,
            signs2,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
            V_MODE_Q8,
        )
    }

    /// Tree-mask variant of `attention_flash_fwht4_batched`. Mirrors the asym4
    /// path one-for-one; the FA tile kernel is the only difference.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_fwht4_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_fwht4_tile_batched",
            kernels::ATTENTION_FLASH_FWHT4_TILE_BATCHED_SRC,
            "attention_flash_fwht4_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            signs1,
            signs2,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            v_mode_bits,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Batched flash attention for asym2 (K 2-bit rotated + V Q8_0).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym2_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_asym2_tile_batched",
            kernels::ATTENTION_FLASH_ASYM2_TILE_BATCHED_SRC,
            "attention_flash_asym2_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Batched flash attention for fwht2 (K FWHT-rotated 2-bit + V Q8_0).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_fwht2_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_fwht2_tile_batched",
            kernels::ATTENTION_FLASH_FWHT2_TILE_BATCHED_SRC,
            "attention_flash_fwht2_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            signs1,
            signs2,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
            v_mode_bits,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Batched K+V write for asym3 — processes N positions in one launch.
    /// K-only givens3 write (batched) + Q8_0 V write (batched).
    pub fn kv_cache_write_asym3_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if head_dim == 512 {
            self.launch_asym_k_batched(
                "kv_cache_write_asym_k_givens3_hd512_batched",
                kernels::KV_CACHE_WRITE_ASYM_K_GIVENS3_HD512_BATCHED_SRC,
                "kv_cache_write_asym_k_givens3_hd512_batched",
                k_dst,
                k_src,
                positions,
                cos_theta,
                sin_theta,
                n_kv_heads,
                head_dim,
                batch_size,
            )?;
            return self.kv_cache_write_q8_0_batched(
                v_dst, v_src, positions, n_kv_heads, head_dim, batch_size,
            );
        }
        // K: batched 3-bit rotated write.
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_givens3_batched",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS3_BATCHED_SRC,
            "kv_cache_write_asym_k_givens3_batched",
        )?;
        {
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = positions.buf.as_ptr();
            let mut ctp = cos_theta.buf.as_ptr();
            let mut stp = sin_theta.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut bs = batch_size as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut ctp as *mut _ as *mut c_void,
                &mut stp as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut bs as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            self.launch_maybe_blob(
                "kv_cache_write_asym_k_givens3_batched",
                [n_kv_heads as u32, batch_size as u32, 1],
                [32, 1, 1],
                shared_mem,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(kdp);
                    b.push_ptr(ksp);
                    b.push_ptr(pp);
                    b.push_ptr(ctp);
                    b.push_ptr(stp);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(bs);
                    b
                },
            )?;
        }
        // V: batched Q8_0 write.
        self.kv_cache_write_q8_0_batched(v_dst, v_src, positions, n_kv_heads, head_dim, batch_size)
    }

    /// Batched K+V write for fwht3 (K FWHT-rotated 3-bit + V Q8_0).
    pub fn kv_cache_write_fwht3_batched(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        batch_size: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.kv_cache_write_fwht3_vec_batched(
            k_dst, k_src, positions, signs1, signs2, n_kv_heads, head_dim, batch_size,
        )?;
        self.kv_write_v_by_mode_batched(
            v_dst,
            v_src,
            positions,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            batch_size,
            v_mode_bits,
        )
    }

    /// Batched flash attention for asym3 KV.
    /// Grid: [n_heads, max_tiles, sub_batch] tile + [n_heads, sub_batch] reduce,
    /// chunked by partials buffer capacity.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym3_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.attention_flash_asym3_batched_masked(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
        )
    }

    /// Tree-mask variant of `attention_flash_asym3_batched`. asym3 is the
    /// default live KV path on 9B MQ4 — this is the primary target for
    /// DDTree batched verify on the hybrid arch.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym3_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
    ) -> HipResult<()> {
        self.attention_flash_asym3_batched_masked_slots(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            None,
            None,
        )
    }

    /// Multi-slot variant of `attention_flash_asym3_batched_masked`.
    ///
    /// `slot_descs` / `row_slot`: MUST be both `Some` or both `None` (see the
    /// assertion inside `launch_asym_flash_batched`, which this delegates
    /// to). When both `Some`, `row_slot[row]` (GLOBAL row, i.e. batch_offset
    /// + blockIdx.z) selects the `KvSlotDesc` used to translate K/V
    /// addresses for that row, letting one launch serve several independent
    /// sequences with disjoint KV slabs — the row's own causal bound still
    /// comes from `positions[row]`, never from `desc.seq_len` (a slot
    /// verifying M>1 draft tokens has rows at different positions that must
    /// not share one bound; see the kernel source). When both `None` this is
    /// byte-identical to [`attention_flash_asym3_batched_masked`].
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_asym3_batched_masked_slots(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        slot_descs: Option<&GpuTensor>,
        row_slot: Option<&GpuTensor>,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if head_dim == 512 {
            // Fail-closed: HD512's descriptor translation requires that the
            // KvSlotDesc fields can actually represent the layout. The only
            // field that can overflow is `cap: i32` (and `seq_len: i32`) —
            // `k_base`/`v_base` are u64 and wide enough for any arena this
            // GPU can allocate. If max_seq does not fit in i32, the device-side
            // `KvSlotDesc.cap` would truncate and silently corrupt slab
            // bounds; we must not silently fall back to the legacy path.
            if slot_descs.is_some() && max_seq > i32::MAX as usize {
                return Err(hip_bridge::HipError::new(
                    0,
                    &format!(
                        "hd512 batched: max_seq {max_seq} exceeds KvSlotDesc.cap i32 range; \
                         cannot represent HD512 layout via descriptors — fail closed rather than \
                         silently ignoring descriptors"
                    ),
                ));
            }
            return self.launch_asym_flash_batched(
                "attention_flash_asym3_tile_hd512_batched",
                kernels::ATTENTION_FLASH_ASYM3_TILE_HD512_BATCHED_SRC,
                "attention_flash_asym3_tile_hd512_batched",
                q,
                k_cache,
                v_cache,
                out,
                positions,
                cos_theta,
                sin_theta,
                n_heads,
                n_kv_heads,
                head_dim,
                max_seq,
                max_ctx_len,
                batch_size,
                partials,
                tree_bias,
                block_start,
                block_cols,
                V_MODE_Q8,
                0,
                false,
                slot_descs,
                row_slot,
            );
        }
        self.launch_asym_flash_batched(
            "attention_flash_asym3_tile_batched",
            kernels::ATTENTION_FLASH_ASYM3_TILE_BATCHED_SRC,
            "attention_flash_asym3_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            cos_theta,
            sin_theta,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            V_MODE_Q8,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            slot_descs,
            row_slot,
        )
    }

    /// Batched flash attention for fwht3 (K FWHT-rotated 3-bit + V Q8_0).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_fwht3_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.attention_flash_fwht3_batched_masked(
            q,
            k_cache,
            v_cache,
            out,
            positions,
            signs1,
            signs2,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            None,
            0,
            0,
            V_MODE_Q8,
        )
    }

    /// Tree-mask variant of `attention_flash_fwht3_batched`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flash_fwht3_batched_masked(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        positions: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        max_ctx_len: usize,
        batch_size: usize,
        partials: &GpuTensor,
        tree_bias: Option<&GpuTensor>,
        block_start: usize,
        block_cols: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.launch_asym_flash_batched(
            "attention_flash_fwht3_tile_batched",
            kernels::ATTENTION_FLASH_FWHT3_TILE_BATCHED_SRC,
            "attention_flash_fwht3_tile_batched",
            q,
            k_cache,
            v_cache,
            out,
            positions,
            signs1,
            signs2,
            n_heads,
            n_kv_heads,
            head_dim,
            max_seq,
            max_ctx_len,
            batch_size,
            partials,
            tree_bias,
            block_start,
            block_cols,
            v_mode_bits,
            /*window=*/ 0,
            /*force_wmma_grid=*/ false,
            None,
            None,
        )
    }

    /// Flash attention for asym3 KV (K at 3-bit rotated, V at Q8_0).
    /// Reuses Q8_0 flash reduce (output in normal space — V was un-rotated).
    /// Flash attention for fwht3 KV (K FWHT-rotated 3-bit, V at Q8_0).
    pub fn attention_flash_fwht3(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = replay_stable_tile_count(
            actual_tiles,
            max_tiles,
            self.graphs.capture_mode,
            self.replay.is_recording(),
        );

        self.ensure_givens4_kernel(
            "attention_flash_fwht3_tile",
            kernels::ATTENTION_FLASH_FWHT3_TILE_SRC,
            "attention_flash_fwht3_tile",
        )?;
        {
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut s1_ptr = signs1.buf.as_ptr();
            let mut s2_ptr = signs2.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut vm = v_mode_bits;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut s1_ptr as *mut _ as *mut c_void,
                &mut s2_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
                &mut vm as *mut _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                "attention_flash_fwht3_tile",
                [n_heads as u32, launch_tiles as u32, 1],
                [32, 1, 1],
                (TILE_SIZE * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(q_ptr);
                    b.push_ptr(k_ptr);
                    b.push_ptr(v_ptr);
                    b.push_ptr(p_ptr);
                    b.push_ptr(pos_ptr);
                    b.push_ptr(s1_ptr);
                    b.push_ptr(s2_ptr);
                    b.push_i32(nh);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(ms);
                    b.push_f32(sc);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b.push_i32(vm);
                    b
                },
            )?;
        }

        self.attention_flash_fwht_reduce(
            partials,
            out,
            pos_buf,
            signs1,
            signs2,
            n_heads,
            head_dim,
            TILE_SIZE,
            max_tiles,
            v_mode_bits,
        )?;
        Ok(())
    }

    pub fn attention_flash_asym3(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        output_gate: Option<&GpuTensor>,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = if self.graphs.capture_mode {
            max_tiles
        } else {
            actual_tiles
        };

        self.ensure_givens4_kernel(
            "attention_flash_asym3_tile",
            kernels::ATTENTION_FLASH_ASYM3_TILE_SRC,
            "attention_flash_asym3_tile",
        )?;
        {
            let func = &self.functions["attention_flash_asym3_tile"];
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ct_ptr = cos_theta.buf.as_ptr();
            let mut st_ptr = sin_theta.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ct_ptr as *mut _ as *mut c_void,
                &mut st_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, launch_tiles as u32, 1],
                    [32, 1, 1],
                    (TILE_SIZE * 4) as u32,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }

        if let Some(gate) = output_gate {
            return self.attention_flash_reduce_gated_mq_rotate_gfx1100(
                partials, out, gate, pos_buf, n_heads, head_dim, TILE_SIZE, max_tiles,
            );
        }

        self.ensure_kernel(
            "attention_flash_q8_0_reduce",
            kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC,
            "attention_flash_q8_0_reduce",
        )?;
        {
            let func = &self.functions["attention_flash_q8_0_reduce"];
            let mut p_ptr = partials.buf.as_ptr();
            let mut o_ptr = out.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut hd = head_dim as i32;
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut p_ptr as *mut _ as *mut c_void,
                &mut o_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, 1, 1],
                    [256, 1, 1],
                    (max_tiles * 4) as u32,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        Ok(())
    }

    #[allow(clippy::too_many_arguments)]
    fn attention_flash_reduce_gated_mq_rotate_gfx1100(
        &mut self,
        partials: &GpuTensor,
        out: &GpuTensor,
        gate: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_heads: usize,
        head_dim: usize,
        tile_size: usize,
        max_tiles: usize,
    ) -> HipResult<()> {
        let (module, src, kernel) = if self.arch_caps.is_gfx1201() {
            (
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1201",
                kernels::ATTENTION_FLASH_Q8_0_REDUCE_GATED_MQ_ROTATE_GFX1201_SRC,
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1201",
            )
        } else if self.arch_caps.is_gfx1151() {
            (
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1151",
                kernels::ATTENTION_FLASH_Q8_0_REDUCE_GATED_MQ_ROTATE_GFX1151_SRC,
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1151",
            )
        } else {
            (
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1100",
                kernels::ATTENTION_FLASH_Q8_0_REDUCE_GATED_MQ_ROTATE_GFX1100_SRC,
                "attention_flash_q8_0_reduce_gated_mq_rotate_gfx1100",
            )
        };
        self.ensure_kernel(module, src, kernel)?;
        self.ensure_mq_signs()?;

        let p_ptr = partials.buf.as_ptr();
        let o_ptr = out.buf.as_ptr();
        let g_ptr = gate.buf.as_ptr();
        let s1_ptr = self.scratch.mq_signs1.as_ref().unwrap().buf.as_ptr();
        let s2_ptr = self.scratch.mq_signs2.as_ref().unwrap().buf.as_ptr();
        let nh = n_heads as i32;
        let hd = head_dim as i32;
        let pos_ptr = pos_buf.as_ptr();
        let ts = tile_size as i32;
        let mt = max_tiles as i32;
        let mut params: Vec<*mut c_void> = vec![
            &p_ptr as *const _ as *mut c_void,
            &o_ptr as *const _ as *mut c_void,
            &g_ptr as *const _ as *mut c_void,
            &s1_ptr as *const _ as *mut c_void,
            &s2_ptr as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &pos_ptr as *const _ as *mut c_void,
            &ts as *const _ as *mut c_void,
            &mt as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            kernel,
            [n_heads as u32, 1, 1],
            [256, 1, 1],
            ((max_tiles + head_dim) * 4) as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(p_ptr);
                b.push_ptr(o_ptr);
                b.push_ptr(g_ptr);
                b.push_ptr(s1_ptr);
                b.push_ptr(s2_ptr);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_ptr(pos_ptr);
                b.push_i32(ts);
                b.push_i32(mt);
                b
            },
        )
    }

    /// Fused K+V write for asym2: K at givens2 (rotated 2-bit), V at Q8_0 (normal space).
    pub fn kv_cache_write_asym2_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_givens2",
            kernels::KV_CACHE_WRITE_ASYM_K_GIVENS2_SRC,
            "kv_cache_write_asym_k_givens2",
        )?;
        {
            let func = &self.functions["kv_cache_write_asym_k_givens2"];
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = pos_buf.as_ptr();
            let mut ctp = cos_theta.buf.as_ptr();
            let mut stp = sin_theta.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut ctp as *mut _ as *mut c_void,
                &mut stp as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_kv_heads as u32, 1, 1],
                    [32, 1, 1],
                    shared_mem,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        self.kv_cache_write_q8_0(v_dst, v_src, pos_buf, n_kv_heads, head_dim)
    }

    /// Fused K+V write for fwht2: K at FWHT-rotated 2-bit, V at Q8_0.
    pub fn kv_cache_write_fwht2_fused(
        &mut self,
        k_dst: &GpuTensor,
        v_dst: &GpuTensor,
        k_src: &GpuTensor,
        v_src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        n_kv_heads: usize,
        head_dim: usize,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "kv_cache_write_asym_k_fwht2",
            kernels::KV_CACHE_WRITE_ASYM_K_FWHT2_SRC,
            "kv_cache_write_asym_k_fwht2",
        )?;
        {
            let mut kdp = k_dst.buf.as_ptr();
            let mut ksp = k_src.buf.as_ptr();
            let mut pp = pos_buf.as_ptr();
            let mut s1p = signs1.buf.as_ptr();
            let mut s2p = signs2.buf.as_ptr();
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut kdp as *mut _ as *mut c_void,
                &mut ksp as *mut _ as *mut c_void,
                &mut pp as *mut _ as *mut c_void,
                &mut s1p as *mut _ as *mut c_void,
                &mut s2p as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
            ];
            let shared_mem = ((head_dim + 32) * 4) as u32;
            self.launch_maybe_blob(
                "kv_cache_write_asym_k_fwht2",
                [n_kv_heads as u32, 1, 1],
                [32, 1, 1],
                shared_mem,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(kdp);
                    b.push_ptr(ksp);
                    b.push_ptr(pp);
                    b.push_ptr(s1p);
                    b.push_ptr(s2p);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b
                },
            )?;
        }
        self.kv_write_v_by_mode(
            v_dst,
            v_src,
            pos_buf,
            signs1,
            signs2,
            n_kv_heads,
            head_dim,
            v_mode_bits,
        )
    }

    /// Flash attention for asym4 KV (K at rotated 4-bit, V at Q8_0 normal space).
    /// Reuses the Q8_0 flash reduce since V was un-rotated — no inverse rotation needed.
    pub fn attention_flash_asym4(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = if self.graphs.capture_mode {
            max_tiles
        } else {
            actual_tiles
        };

        // Tile kernel
        self.ensure_givens4_kernel(
            "attention_flash_asym4_tile",
            kernels::ATTENTION_FLASH_ASYM4_TILE_SRC,
            "attention_flash_asym4_tile",
        )?;
        {
            let func = &self.functions["attention_flash_asym4_tile"];
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ct_ptr = cos_theta.buf.as_ptr();
            let mut st_ptr = sin_theta.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ct_ptr as *mut _ as *mut c_void,
                &mut st_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, launch_tiles as u32, 1],
                    [32, 1, 1],
                    (TILE_SIZE * 4) as u32, // scores[tile_size]
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }

        // Reuse Q8_0 flash reduce (output already in normal space).
        self.ensure_kernel(
            "attention_flash_q8_0_reduce",
            kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC,
            "attention_flash_q8_0_reduce",
        )?;
        {
            let func = &self.functions["attention_flash_q8_0_reduce"];
            let mut p_ptr = partials.buf.as_ptr();
            let mut o_ptr = out.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut hd = head_dim as i32;
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut p_ptr as *mut _ as *mut c_void,
                &mut o_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, 1, 1],
                    [256, 1, 1],
                    (max_tiles * 4) as u32,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        Ok(())
    }

    /// Flash attention for fwht4 KV (K FWHT-rotated 4-bit, V at Q8_0 normal space).
    /// Same launch geometry + Q8_0 reduce as asym4 — only the tile kernel differs.
    pub fn attention_flash_fwht4(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = replay_stable_tile_count(
            actual_tiles,
            max_tiles,
            self.graphs.capture_mode,
            self.replay.is_recording(),
        );

        self.ensure_givens4_kernel(
            "attention_flash_fwht4_tile",
            kernels::ATTENTION_FLASH_FWHT4_TILE_SRC,
            "attention_flash_fwht4_tile",
        )?;
        {
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut s1_ptr = signs1.buf.as_ptr();
            let mut s2_ptr = signs2.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut vm = v_mode_bits;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut s1_ptr as *mut _ as *mut c_void,
                &mut s2_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
                &mut vm as *mut _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                "attention_flash_fwht4_tile",
                [n_heads as u32, launch_tiles as u32, 1],
                [32, 1, 1],
                (TILE_SIZE * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(q_ptr);
                    b.push_ptr(k_ptr);
                    b.push_ptr(v_ptr);
                    b.push_ptr(p_ptr);
                    b.push_ptr(pos_ptr);
                    b.push_ptr(s1_ptr);
                    b.push_ptr(s2_ptr);
                    b.push_i32(nh);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(ms);
                    b.push_f32(sc);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b.push_i32(vm);
                    b
                },
            )?;
        }

        self.attention_flash_fwht_reduce(
            partials,
            out,
            pos_buf,
            signs1,
            signs2,
            n_heads,
            head_dim,
            TILE_SIZE,
            max_tiles,
            v_mode_bits,
        )?;
        Ok(())
    }

    /// Flash attention for asym2 KV (K at rotated 2-bit, V at Q8_0 normal space).
    /// Flash attention for fwht2 KV (K FWHT-rotated 2-bit, V at Q8_0).
    pub fn attention_flash_fwht2(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
        v_mode_bits: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = replay_stable_tile_count(
            actual_tiles,
            max_tiles,
            self.graphs.capture_mode,
            self.replay.is_recording(),
        );

        self.ensure_givens4_kernel(
            "attention_flash_fwht2_tile",
            kernels::ATTENTION_FLASH_FWHT2_TILE_SRC,
            "attention_flash_fwht2_tile",
        )?;
        {
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut s1_ptr = signs1.buf.as_ptr();
            let mut s2_ptr = signs2.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut vm = v_mode_bits;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut s1_ptr as *mut _ as *mut c_void,
                &mut s2_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
                &mut vm as *mut _ as *mut c_void,
            ];
            self.launch_maybe_blob(
                "attention_flash_fwht2_tile",
                [n_heads as u32, launch_tiles as u32, 1],
                [32, 1, 1],
                (TILE_SIZE * 4) as u32,
                &mut params,
                || {
                    let mut b = hip_bridge::KernargBlob::new();
                    b.push_ptr(q_ptr);
                    b.push_ptr(k_ptr);
                    b.push_ptr(v_ptr);
                    b.push_ptr(p_ptr);
                    b.push_ptr(pos_ptr);
                    b.push_ptr(s1_ptr);
                    b.push_ptr(s2_ptr);
                    b.push_i32(nh);
                    b.push_i32(nkv);
                    b.push_i32(hd);
                    b.push_i32(ms);
                    b.push_f32(sc);
                    b.push_i32(ts);
                    b.push_i32(mt);
                    b.push_i32(vm);
                    b
                },
            )?;
        }

        self.attention_flash_fwht_reduce(
            partials,
            out,
            pos_buf,
            signs1,
            signs2,
            n_heads,
            head_dim,
            TILE_SIZE,
            max_tiles,
            v_mode_bits,
        )?;
        Ok(())
    }

    pub fn attention_flash_asym2(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        partials: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        const TILE_SIZE: usize = 128;
        let max_tiles = (max_seq + TILE_SIZE - 1) / TILE_SIZE;
        let actual_tiles = (seq_len_hint + TILE_SIZE - 1) / TILE_SIZE;
        let launch_tiles = if self.graphs.capture_mode {
            max_tiles
        } else {
            actual_tiles
        };

        self.ensure_givens4_kernel(
            "attention_flash_asym2_tile",
            kernels::ATTENTION_FLASH_ASYM2_TILE_SRC,
            "attention_flash_asym2_tile",
        )?;
        {
            let func = &self.functions["attention_flash_asym2_tile"];
            let scale = 1.0f32 / (head_dim as f32).sqrt();
            let mut q_ptr = q.buf.as_ptr();
            let mut k_ptr = k_cache.buf.as_ptr();
            let mut v_ptr = v_cache.buf.as_ptr();
            let mut p_ptr = partials.buf.as_ptr();
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ct_ptr = cos_theta.buf.as_ptr();
            let mut st_ptr = sin_theta.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut nkv = n_kv_heads as i32;
            let mut hd = head_dim as i32;
            let mut ms = max_seq as i32;
            let mut sc = scale;
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut q_ptr as *mut _ as *mut c_void,
                &mut k_ptr as *mut _ as *mut c_void,
                &mut v_ptr as *mut _ as *mut c_void,
                &mut p_ptr as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ct_ptr as *mut _ as *mut c_void,
                &mut st_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut ms as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, launch_tiles as u32, 1],
                    [32, 1, 1],
                    (TILE_SIZE * 4) as u32,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }

        self.ensure_kernel(
            "attention_flash_q8_0_reduce",
            kernels::ATTENTION_FLASH_Q8_0_REDUCE_SRC,
            "attention_flash_q8_0_reduce",
        )?;
        {
            let func = &self.functions["attention_flash_q8_0_reduce"];
            let mut p_ptr = partials.buf.as_ptr();
            let mut o_ptr = out.buf.as_ptr();
            let mut nh = n_heads as i32;
            let mut hd = head_dim as i32;
            let mut pos_ptr = pos_buf.as_ptr();
            let mut ts = TILE_SIZE as i32;
            let mut mt = max_tiles as i32;
            let mut params: Vec<*mut c_void> = vec![
                &mut p_ptr as *mut _ as *mut c_void,
                &mut o_ptr as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut pos_ptr as *mut _ as *mut c_void,
                &mut ts as *mut _ as *mut c_void,
                &mut mt as *mut _ as *mut c_void,
            ];
            unsafe {
                self.hip.launch_kernel(
                    func,
                    [n_heads as u32, 1, 1],
                    [256, 1, 1],
                    (max_tiles * 4) as u32,
                    self.stream_ref(),
                    &mut params,
                )?;
            }
        }
        Ok(())
    }

    /// Attention with Q8_0 quantized KV cache.
    pub fn attention_q8_0_kv(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_q8_0_kv",
            kernels::ATTENTION_Q8_0_KV_SRC,
            "attention_q8_0_kv",
        )?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        // Fixed-size launch: block 256, LDS = (ATT_Q8_TILE + head_dim + block)
        // floats regardless of seq_len (v2 kernel tiles positions with online
        // softmax — O(seq_len) LDS previously faulted past ~15.9k on gfx1100).
        const ATT_Q8_KV_TILE: usize = 2048;
        let block_size: u32 = 256;
        let shared_mem = ((ATT_Q8_KV_TILE + head_dim + block_size as usize) * 4) as u32;
        let bytes =
            crate::profile::attention_q8_0_kv_bytes(n_heads, n_kv_heads, head_dim, seq_len_hint);
        let timer = crate::profile::begin_timer(&self.hip, "attention", "attention_q8_0_kv", bytes);
        let result = self.launch_maybe_blob(
            "attention_q8_0_kv",
            [n_heads as u32, 1, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Phase-instrumented variant of attention_q8_0_kv. Identical to the
    /// baseline kernel but additionally writes per-head cycle counts for
    /// each internal phase into `cycle_counts` (layout: [n_heads * 3],
    /// per-head order = phase1(QK^T), phase2(softmax), phase3(V-weighted)).
    ///
    /// Uses __builtin_amdgcn_s_memrealtime() which returns a wall-clock
    /// counter. On gfx1100 the tick rate is approximately 1e8 Hz (10 ns
    /// per tick); confirm empirically by comparing against the kernel's
    /// total elapsed time from event timing.
    ///
    /// Use only for diagnostic profiling — the memrealtime reads serialize
    /// execution and inflate total time slightly.
    pub fn attention_q8_0_kv_timed(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        cycle_counts: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_q8_0_kv_timed",
            kernels::ATTENTION_Q8_0_KV_TIMED_SRC,
            "attention_q8_0_kv_timed",
        )?;
        let func = &self.functions["attention_q8_0_kv_timed"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut cc_ptr = cycle_counts.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut cc_ptr as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize + head_dim) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// TriAttention importance scoring over a Q8 post-RoPE K cache.
    /// Produces one score per cached position per query head; caller picks
    /// top-B for eviction (see arXiv:2604.04921 §4).
    ///
    /// `centers`: `[n_heads × n_bands × 3]` float32 packed as
    /// `(Re(E[q_f]), Im(E[q_f]), E[||q_f||])`. `scores`: `[n_heads × seq_len]`
    /// float32 output. One block per (pos, head); 32 threads reduce across
    /// the head's frequency bands.
    pub fn triattn_score_q8(
        &mut self,
        k_cache: &GpuTensor,
        centers: &GpuTensor,
        scores: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        n_rot: usize,
        rope_theta: f32,
        p_q: f32,
        seq_len: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "triattn_score_q8",
            kernels::TRIATTN_SCORE_Q8_SRC,
            "triattn_score_q8",
        )?;
        let func = &self.functions["triattn_score_q8"];
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut c_ptr = centers.buf.as_ptr();
        let mut s_ptr = scores.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut nr = n_rot as i32;
        let mut th = rope_theta;
        let mut pq = p_q;
        let mut sl = seq_len as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut k_ptr as *mut _ as *mut c_void,
            &mut c_ptr as *mut _ as *mut c_void,
            &mut s_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut th as *mut _ as *mut c_void,
            &mut pq as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [seq_len as u32, n_heads as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// TriAttention importance scoring over an adaptive FWHT{2,3,4}
    /// post-RoPE K cache. The kernel inverse-transforms K before evaluating
    /// the same trigonometric score used by the Q8/Givens paths.
    #[allow(clippy::too_many_arguments)]
    pub fn triattn_score_fwht(
        &mut self,
        k_cache: &GpuTensor,
        centers: &GpuTensor,
        signs1: &GpuTensor,
        signs2: &GpuTensor,
        scores: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        n_rot: usize,
        rope_theta: f32,
        p_q: f32,
        seq_len: usize,
        bits: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "triattn_score_fwht",
            kernels::TRIATTN_SCORE_FWHT_SRC,
            "triattn_score_fwht",
        )?;
        let func = &self.functions["triattn_score_fwht"];
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut c_ptr = centers.buf.as_ptr();
        let mut s1_ptr = signs1.buf.as_ptr();
        let mut s2_ptr = signs2.buf.as_ptr();
        let mut score_ptr = scores.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut nr = n_rot as i32;
        let mut th = rope_theta;
        let mut pq = p_q;
        let mut sl = seq_len as i32;
        let mut kb = bits as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut k_ptr as *mut _ as *mut c_void,
            &mut c_ptr as *mut _ as *mut c_void,
            &mut s1_ptr as *mut _ as *mut c_void,
            &mut s2_ptr as *mut _ as *mut c_void,
            &mut score_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut th as *mut _ as *mut c_void,
            &mut pq as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
            &mut kb as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [seq_len as u32, n_heads as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// TriAttention importance scoring over an asym2 post-RoPE K cache.
    /// Same shape as `triattn_score_asym3` but reads the 2-bit packed
    /// layout (4 indices per byte) and the TURBO_C2_256 codebook.
    pub fn triattn_score_asym2(
        &mut self,
        k_cache: &GpuTensor,
        centers: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        scores: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        n_rot: usize,
        rope_theta: f32,
        p_q: f32,
        seq_len: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "triattn_score_asym2",
            kernels::TRIATTN_SCORE_ASYM2_SRC,
            "triattn_score_asym2",
        )?;
        let func = &self.functions["triattn_score_asym2"];
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut c_ptr = centers.buf.as_ptr();
        let mut ct_ptr = cos_theta.buf.as_ptr();
        let mut st_ptr = sin_theta.buf.as_ptr();
        let mut s_ptr = scores.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut nr = n_rot as i32;
        let mut th = rope_theta;
        let mut pq = p_q;
        let mut sl = seq_len as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut k_ptr as *mut _ as *mut c_void,
            &mut c_ptr as *mut _ as *mut c_void,
            &mut ct_ptr as *mut _ as *mut c_void,
            &mut st_ptr as *mut _ as *mut c_void,
            &mut s_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut th as *mut _ as *mut c_void,
            &mut pq as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [seq_len as u32, n_heads as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// TriAttention importance scoring over an asym4 post-RoPE K cache.
    /// Same shape as `triattn_score_asym3` but reads the 4-bit nibble
    /// layout and the TURBO_C4 codebook.
    pub fn triattn_score_asym4(
        &mut self,
        k_cache: &GpuTensor,
        centers: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        scores: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        n_rot: usize,
        rope_theta: f32,
        p_q: f32,
        seq_len: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "triattn_score_asym4",
            kernels::TRIATTN_SCORE_ASYM4_SRC,
            "triattn_score_asym4",
        )?;
        let func = &self.functions["triattn_score_asym4"];
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut c_ptr = centers.buf.as_ptr();
        let mut ct_ptr = cos_theta.buf.as_ptr();
        let mut st_ptr = sin_theta.buf.as_ptr();
        let mut s_ptr = scores.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut nr = n_rot as i32;
        let mut th = rope_theta;
        let mut pq = p_q;
        let mut sl = seq_len as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut k_ptr as *mut _ as *mut c_void,
            &mut c_ptr as *mut _ as *mut c_void,
            &mut ct_ptr as *mut _ as *mut c_void,
            &mut st_ptr as *mut _ as *mut c_void,
            &mut s_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut th as *mut _ as *mut c_void,
            &mut pq as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [seq_len as u32, n_heads as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// TriAttention importance scoring over an asym3 post-RoPE K cache.
    /// Same contract as `triattn_score_q8` but reads asym3's Givens-rotated
    /// 3-bit layout and applies the inverse Givens rotation on the fly to
    /// recover post-RoPE K per band.
    pub fn triattn_score_asym3(
        &mut self,
        k_cache: &GpuTensor,
        centers: &GpuTensor,
        cos_theta: &GpuTensor,
        sin_theta: &GpuTensor,
        scores: &GpuTensor,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        n_rot: usize,
        rope_theta: f32,
        p_q: f32,
        seq_len: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel(
            "triattn_score_asym3",
            kernels::TRIATTN_SCORE_ASYM3_SRC,
            "triattn_score_asym3",
        )?;
        let func = &self.functions["triattn_score_asym3"];
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut c_ptr = centers.buf.as_ptr();
        let mut ct_ptr = cos_theta.buf.as_ptr();
        let mut st_ptr = sin_theta.buf.as_ptr();
        let mut s_ptr = scores.buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut nr = n_rot as i32;
        let mut th = rope_theta;
        let mut pq = p_q;
        let mut sl = seq_len as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut k_ptr as *mut _ as *mut c_void,
            &mut c_ptr as *mut _ as *mut c_void,
            &mut ct_ptr as *mut _ as *mut c_void,
            &mut st_ptr as *mut _ as *mut c_void,
            &mut s_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut th as *mut _ as *mut c_void,
            &mut pq as *mut _ as *mut c_void,
            &mut sl as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [seq_len as u32, n_heads as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Compact a KV cache row by row: writes `dst[new_pos] = src[retain[new_pos]]`
    /// for `new_pos` in `[0, budget)`. Works for any byte-addressable cache
    /// layout — pass the layout's bytes-per-position.
    ///
    /// `retain_indices` must live on the device. Caller allocates `dst` with
    /// at least `budget × bytes_per_pos` bytes of capacity.
    pub fn kv_compact_gather(
        &mut self,
        src: &GpuTensor,
        dst: &GpuTensor,
        retain_indices: &GpuTensor,
        bytes_per_pos: usize,
        budget: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_compact_gather",
            kernels::KV_COMPACT_GATHER_SRC,
            "kv_compact_gather",
        )?;
        let func = &self.functions["kv_compact_gather"];
        let mut sp = src.buf.as_ptr();
        let mut dp = dst.buf.as_ptr();
        let mut rp = retain_indices.buf.as_ptr();
        let mut bpp = bytes_per_pos as i32;
        let mut b = budget as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut sp as *mut _ as *mut c_void,
            &mut dp as *mut _ as *mut c_void,
            &mut rp as *mut _ as *mut c_void,
            &mut bpp as *mut _ as *mut c_void,
            &mut b as *mut _ as *mut c_void,
        ];
        // Choose thread count to saturate per-row bandwidth: ~1 thread per
        // 16-byte chunk, capped at 256 threads per block.
        let threads = ((bytes_per_pos / 16) as u32).clamp(32, 256);
        unsafe {
            self.hip.launch_kernel(
                func,
                [budget as u32, 1, 1],
                [threads, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// CASK m-folding merge for Q8_0 KV cache (arXiv:2604.10900).
    ///
    /// Computes `budget` output rows from `budget × m` source rows via
    /// weighted average + per-block requantization. Core (singleton)
    /// slots are handled uniformly by the caller: set `src_indices[s×m]`
    /// to the core source position and `src_weights[s×m] = 1.0`, rest = 0.
    ///
    /// All tensors live on the device. Caller allocates `dst` with at
    /// least `budget × n_kv × n_blocks × 34` bytes.
    pub fn kv_fold_q8(
        &mut self,
        src: &GpuTensor,
        dst: &GpuTensor,
        src_indices: &GpuTensor, // [budget × m] i32
        src_weights: &GpuTensor, // [budget × m] f32
        n_kv: usize,
        n_blocks: usize,
        m: usize,
        budget: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel("kv_fold_q8", kernels::KV_FOLD_Q8_SRC, "kv_fold_q8")?;
        let func = &self.functions["kv_fold_q8"];
        let mut sp = src.buf.as_ptr();
        let mut dp = dst.buf.as_ptr();
        let mut ip = src_indices.buf.as_ptr();
        let mut wp = src_weights.buf.as_ptr();
        let mut nkv = n_kv as i32;
        let mut nb = n_blocks as i32;
        let mut mi = m as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut sp as *mut _ as *mut c_void,
            &mut dp as *mut _ as *mut c_void,
            &mut ip as *mut _ as *mut c_void,
            &mut wp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut nb as *mut _ as *mut c_void,
            &mut mi as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [budget as u32, n_kv as u32, n_blocks as u32],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// CASK m-folding merge for asym3 K (givens3).
    ///
    /// Same calling convention as `kv_fold_q8` but takes `head_dim` (whole head)
    /// since asym3 doesn't block-wise split. One thread block per
    /// (slot, kv_head), 32 threads.
    pub fn kv_fold_asym3(
        &mut self,
        src: &GpuTensor,
        dst: &GpuTensor,
        src_indices: &GpuTensor,
        src_weights: &GpuTensor,
        n_kv: usize,
        head_dim: usize,
        m: usize,
        budget: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel("kv_fold_asym3", kernels::KV_FOLD_ASYM3_SRC, "kv_fold_asym3")?;
        let func = &self.functions["kv_fold_asym3"];
        let mut sp = src.buf.as_ptr();
        let mut dp = dst.buf.as_ptr();
        let mut ip = src_indices.buf.as_ptr();
        let mut wp = src_weights.buf.as_ptr();
        let mut nkv = n_kv as i32;
        let mut hd = head_dim as i32;
        let mut mi = m as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut sp as *mut _ as *mut c_void,
            &mut dp as *mut _ as *mut c_void,
            &mut ip as *mut _ as *mut c_void,
            &mut wp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut mi as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [budget as u32, n_kv as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// CASK m-folding merge for asym4 K (givens4).
    pub fn kv_fold_asym4(
        &mut self,
        src: &GpuTensor,
        dst: &GpuTensor,
        src_indices: &GpuTensor,
        src_weights: &GpuTensor,
        n_kv: usize,
        head_dim: usize,
        m: usize,
        budget: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel("kv_fold_asym4", kernels::KV_FOLD_ASYM4_SRC, "kv_fold_asym4")?;
        let func = &self.functions["kv_fold_asym4"];
        let mut sp = src.buf.as_ptr();
        let mut dp = dst.buf.as_ptr();
        let mut ip = src_indices.buf.as_ptr();
        let mut wp = src_weights.buf.as_ptr();
        let mut nkv = n_kv as i32;
        let mut hd = head_dim as i32;
        let mut mi = m as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut sp as *mut _ as *mut c_void,
            &mut dp as *mut _ as *mut c_void,
            &mut ip as *mut _ as *mut c_void,
            &mut wp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut mi as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [budget as u32, n_kv as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// CASK m-folding merge for asym2 K (givens2).
    pub fn kv_fold_asym2(
        &mut self,
        src: &GpuTensor,
        dst: &GpuTensor,
        src_indices: &GpuTensor,
        src_weights: &GpuTensor,
        n_kv: usize,
        head_dim: usize,
        m: usize,
        budget: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_givens4_kernel("kv_fold_asym2", kernels::KV_FOLD_ASYM2_SRC, "kv_fold_asym2")?;
        let func = &self.functions["kv_fold_asym2"];
        let mut sp = src.buf.as_ptr();
        let mut dp = dst.buf.as_ptr();
        let mut ip = src_indices.buf.as_ptr();
        let mut wp = src_weights.buf.as_ptr();
        let mut nkv = n_kv as i32;
        let mut hd = head_dim as i32;
        let mut mi = m as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut sp as *mut _ as *mut c_void,
            &mut dp as *mut _ as *mut c_void,
            &mut ip as *mut _ as *mut c_void,
            &mut wp as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut mi as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [budget as u32, n_kv as u32, 1],
                [32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Write KV vector to Q8 (int8 symmetric) quantized cache.
    pub fn kv_cache_write_q8(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q8",
            kernels::KV_CACHE_WRITE_Q8_SRC,
            "kv_cache_write_q8",
        )?;
        let func = &self.functions["kv_cache_write_q8"];
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let block = 64u32.min(head_dim as u32);
        let shared = (block * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [block, 1, 1],
                shared,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with Q8 quantized KV cache.
    pub fn attention_q8kv(
        &mut self,
        q: &GpuTensor,
        k_cache_q8: &GpuTensor,
        v_cache_q8: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_q8kv",
            kernels::ATTENTION_Q8KV_SRC,
            "attention_q8kv",
        )?;
        let func = &self.functions["attention_q8kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache_q8.buf.as_ptr();
        let mut v_ptr = v_cache_q8.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Write KV vector to quantized HFQ4 cache.
    pub fn kv_cache_write_q4(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_q4",
            kernels::KV_CACHE_WRITE_Q4_SRC,
            "kv_cache_write_q4",
        )?;
        let func = &self.functions["kv_cache_write_q4"];
        let mut d = dst.buf.as_ptr();
        let mut s = src.buf.as_ptr();
        let mut p = pos_buf.as_ptr();
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut d as *mut _ as *mut c_void,
            &mut s as *mut _ as *mut c_void,
            &mut p as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let block = 64u32.min(head_dim as u32);
        let shared = (block * 2 * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_kv_heads as u32, 1, 1],
                [block, 1, 1],
                shared,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Attention with quantized HFQ4 KV cache — dequantizes K/V on the fly.
    pub fn attention_q4kv(
        &mut self,
        q: &GpuTensor,
        k_cache_q4: &GpuTensor,
        v_cache_q4: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_q4kv",
            kernels::ATTENTION_Q4KV_SRC,
            "attention_q4kv",
        )?;
        let func = &self.functions["attention_q4kv"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache_q4.buf.as_ptr();
        let mut v_ptr = v_cache_q4.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// GPU-side KV cache write. Copies kv_dim floats from src to dst[pos_buf[0] * kv_dim].
    pub fn kv_cache_write(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        pos_buf: &DeviceBuffer,
        kv_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write",
            kernels::KV_CACHE_WRITE_SRC,
            "kv_cache_write",
        )?;
        let func = &self.functions["kv_cache_write"];

        let dst_ptr = dst.buf.as_ptr();
        let src_ptr = src.buf.as_ptr();
        let pos_ptr = pos_buf.as_ptr();
        let kd = kv_dim as i32;

        let mut params: Vec<*mut c_void> = vec![
            &dst_ptr as *const _ as *mut c_void,
            &src_ptr as *const _ as *mut c_void,
            &pos_ptr as *const _ as *mut c_void,
            &kd as *const _ as *mut c_void,
        ];

        let block = 256u32;
        let grid = (kv_dim as u32 + block - 1) / block;

        self.launch_maybe_blob(
            "kv_cache_write",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(dst_ptr);
                b.push_ptr(src_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(kd);
                b
            },
        )
    }

    /// Batched F32 KV-cache write: scatter `batch_size` rows of `src`
    /// (`[batch_size * kv_dim]`) into the F32 cache at the absolute
    /// positions in `positions` (`[batch_size]` i32), in one launch.
    /// Batched-prefill replacement for the per-position `kv_cache_write`.
    pub fn kv_cache_write_f32_batched(
        &mut self,
        dst: &GpuTensor,
        src: &GpuTensor,
        positions: &GpuTensor,
        kv_dim: usize,
        batch_size: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "kv_cache_write_f32_batched",
            kernels::KV_CACHE_WRITE_F32_BATCHED_SRC,
            "kv_cache_write_f32_batched",
        )?;
        let func = &self.functions["kv_cache_write_f32_batched"];

        let mut dst_ptr = dst.buf.as_ptr();
        let mut src_ptr = src.buf.as_ptr();
        let mut pos_ptr = positions.buf.as_ptr();
        let mut kd = kv_dim as i32;
        let mut bs = batch_size as i32;

        let mut params: Vec<*mut c_void> = vec![
            &mut dst_ptr as *mut _ as *mut c_void,
            &mut src_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut kd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];

        let block = 256u32;
        let grid_x = (kv_dim as u32 + block - 1) / block;

        unsafe {
            self.hip.launch_kernel(
                func,
                [grid_x, batch_size as u32, 1],
                [block, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Fused ViT self-attention: reads QKV [N, 3*hidden], writes out [N, hidden].
    pub fn vit_attention_f32(
        &mut self,
        qkv: &GpuTensor,
        out: &GpuTensor,
        n: usize,
        hidden: usize,
        num_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "vit_attention_f32",
            kernels::VIT_ATTENTION_SRC,
            "vit_attention_f32",
        )?;
        let func = &self.functions["vit_attention_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = qkv.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut ni = n as i32;
        let mut hi = hidden as i32;
        let mut nh = num_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let block_size = std::cmp::min(256, std::cmp::max(n, head_dim)) as u32;
        let block_size = block_size.next_power_of_two();
        // Shared memory: scores[N] + workspace[block_size]
        let shared_mem = ((n + block_size as usize) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [num_heads as u32, n as u32, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Apply 2D rotary positional embedding to the Q and K halves of a packed
    /// QKV buffer for the Qwen3.5-VL vision tower (V is left untouched).
    ///
    /// `cos_t` and `sin_t` are shaped `[N, head_dim/2]` and are looked up
    /// per-(token, d) pair; the kernel reuses the same scalar for both
    /// `d < head_dim/2` and `d + head_dim/2` halves (HF concatenates
    /// `(rotary_pos_emb, rotary_pos_emb)` along the last dim before the
    /// trig table, so the two halves see the same angle).
    ///
    /// Grid=[num_heads, N], Block=[head_dim/2].
    pub fn apply_rope_2d_vision_f32(
        &mut self,
        qkv: &GpuTensor,
        cos_t: &GpuTensor,
        sin_t: &GpuTensor,
        n: usize,
        hidden: usize,
        num_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "apply_rope_2d_vision",
            kernels::APPLY_ROPE_2D_VISION_SRC,
            "apply_rope_2d_vision_f32",
        )?;
        let func = &self.functions["apply_rope_2d_vision_f32"];
        let mut qp = qkv.buf.as_ptr();
        let mut cp = cos_t.buf.as_ptr();
        let mut sp = sin_t.buf.as_ptr();
        let mut ni = n as i32;
        let mut hi = hidden as i32;
        let mut nh = num_heads as i32;
        let mut hd = head_dim as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut cp as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let half = (head_dim / 2) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [num_heads as u32, n as u32, 1],
                [half, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Optimized vision attention with tiled K/V loading and 4 queries per block.
    /// ~3-5x faster than vit_attention_f32 via shared memory reuse.
    /// Grid=[num_heads, ceil(N/4)], Block=[256].
    pub fn vit_attention_opt(
        &mut self,
        qkv: &GpuTensor,
        out: &GpuTensor,
        n: usize,
        hidden: usize,
        num_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "vit_attention_opt",
            kernels::VIT_ATTENTION_OPT_SRC,
            "vit_attention_opt",
        )?;
        let func = &self.functions["vit_attention_opt"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut qp = qkv.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut ni = n as i32;
        let mut hi = hidden as i32;
        let mut nh = num_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let qpb = 2u32;
        let grid_y = ((n as u32 + qpb - 1) / qpb) as u32;
        // LDS: K_TILE * head_dim * 4 + N * 4 + 256 * 4
        let k_tile = 64u32;
        let shared_mem = (k_tile * head_dim as u32 * 4) + (n as u32 * 4) + (256 * 4);
        unsafe {
            self.hip.launch_kernel(
                func,
                [num_heads as u32, grid_y, 1],
                [256, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// DFlash draft cross-attention: `B` queries attend to `L` keys/values
    /// with NO causal mask (bidirectional). Supports GQA; `n_heads` must be
    /// a multiple of `n_kv_heads`. See `kernels/src/attention_dflash.hip`
    /// for the full contract.
    ///
    /// Layouts:
    ///   q : [B * n_heads    * head_dim]
    ///   k : [L * n_kv_heads * head_dim]
    ///   v : [L * n_kv_heads * head_dim]
    ///   out: [B * n_heads    * head_dim]
    pub fn attention_dflash_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_dflash_f32",
            kernels::ATTENTION_DFLASH_SRC,
            "attention_dflash_f32",
        )?;
        let func = &self.functions["attention_dflash_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // Tiled online-softmax (FlashAttention-style). LDS layout:
        //   tile_scores[tile_size] + ws[block_size] + out_run[head_dim]
        //
        // tile_size is chosen to keep LDS ≤ 56 KB (8 KB margin under gfx1100's
        // 64 KB hard limit for kernel launch overhead). Single-tile case
        // (l ≤ tile_size) is mathematically equivalent to the prior
        // single-pass softmax up to FP order; multi-tile carries (max, sum,
        // out) running state across tiles. Replaces the prior `scores[L]`
        // allocation that overflowed LDS at l > ~16128.
        let block_size = std::cmp::min(256, std::cmp::max(l, head_dim)) as u32;
        let block_size = block_size.next_power_of_two();
        const LDS_BUDGET_F32: usize = 14_336; // 56 KB / 4 bytes
        let fixed = block_size as usize + head_dim;
        let max_tile_room = LDS_BUDGET_F32.saturating_sub(fixed);
        let tile_size = std::cmp::min(l.max(1), max_tile_room.max(1));
        let mut qp = q.buf.as_ptr();
        let mut kp = k.buf.as_ptr();
        let mut vp = v.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut ts = tile_size as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut ts as *mut _ as *mut c_void,
        ];
        let shared_mem = ((tile_size + block_size as usize + head_dim) * 4) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, b as u32, 1],
                [block_size, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Faithful non-causal sliding-window DFlash attention (scalar, tiled
    /// online-softmax). Reuses the `attention_dflash_f32` algorithm and
    /// launch conventions, adding visibility masking per the shared
    /// contract.
    ///
    /// Contract (mirrors upstream DFlash2 `is_causal=false`):
    /// - Q: [B * n_heads    * head_dim]  (block queries at positions base .. base+B-1)
    /// - K: [L * n_kv_heads * head_dim]  where L = ctx_span + B
    /// - V: [L * n_kv_heads * head_dim]
    /// - out: [B * n_heads  * head_dim]
    /// - Context keys are the contiguous suffix at absolute positions
    ///   base-ctx_span .. base-1 (size ctx_span); block keys are
    ///   base .. base+B-1; query qi is base+qi.
    /// - A key kj (0 <= kj < L) at absolute pos base-ctx_span+kj is
    ///   visible to query qi iff `abs((ctx_span + qi) - kj) < sliding_window`.
    ///   This retains bidirectional within-block attention and matches
    ///   DFlash2's non-causal window. Current callers refuse CASK with
    ///   windowed draft mode, so context positions are contiguous.
    /// - GQA: n_heads must be divisible by n_kv_heads.
    /// - Numerical structure: dot-product unroll, cooperative
    ///   V-accumulation, and tiled online-softmax are preserved verbatim
    ///   for visible scores; invisible scores are forced to -INF and
    ///   contribute zero weight. Fully masked rows cannot occur for
    ///   valid B/window but the kernel emits zeros instead of NaN
    ///   defensively.
    ///
    /// Grid: [n_heads, B, 1], block: next_pow2(max(L, head_dim)).min(256)
    /// LDS: (tile_size + block_size + head_dim) * 4 bytes, same 56 KB
    /// budget as `attention_dflash_f32`.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_dflash_sliding_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        ctx_span: usize,
        sliding_window: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // ── Validation: dimensions and window ─────────────────────────
        assert!(b > 0, "attention_dflash_sliding_f32: B must be > 0");
        assert!(l > 0, "attention_dflash_sliding_f32: L must be > 0");
        assert!(
            n_heads > 0 && n_kv_heads > 0,
            "attention_dflash_sliding_f32: n_heads/n_kv_heads must be > 0"
        );
        assert!(
            head_dim > 0,
            "attention_dflash_sliding_f32: head_dim must be > 0"
        );
        assert!(
            sliding_window > 0,
            "attention_dflash_sliding_f32: sliding_window must be > 0"
        );
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_sliding_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}"
        );
        assert!(
            ctx_span <= l,
            "attention_dflash_sliding_f32: ctx_span={ctx_span} exceeds L={l}"
        );
        assert!(
            l == ctx_span + b,
            "attention_dflash_sliding_f32: L={l} must equal ctx_span({ctx_span}) + B({b})"
        );
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_sliding_f32: q must be F32"
        );
        assert_eq!(
            k.dtype,
            DType::F32,
            "attention_dflash_sliding_f32: k must be F32"
        );
        assert_eq!(
            v.dtype,
            DType::F32,
            "attention_dflash_sliding_f32: v must be F32"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_sliding_f32: out must be F32"
        );
        self.ensure_kernel(
            "attention_dflash_sliding_f32",
            kernels::ATTENTION_DFLASH_SLIDING_SRC,
            "attention_dflash_sliding_f32",
        )?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // Same LDS budget and tiling as attention_dflash_f32.
        let block_size = std::cmp::min(256, std::cmp::max(l, head_dim)) as u32;
        let block_size = block_size.next_power_of_two();
        const LDS_BUDGET_F32: usize = 14_336; // 56 KB / 4 bytes
        let fixed = block_size as usize + head_dim;
        let max_tile_room = LDS_BUDGET_F32.saturating_sub(fixed);
        let tile_size = std::cmp::min(l.max(1), max_tile_room.max(1));
        let shared_mem = ((tile_size + block_size as usize + head_dim) * 4) as u32;
        let q_ptr = q.buf.as_ptr();
        let k_ptr = k.buf.as_ptr();
        let v_ptr = v.buf.as_ptr();
        let out_ptr = out.buf.as_ptr();
        let b_i = b as i32;
        let l_i = l as i32;
        let nh = n_heads as i32;
        let nkv = n_kv_heads as i32;
        let hd = head_dim as i32;
        let sc = scale;
        let ts = tile_size as i32;
        let cs = ctx_span as i32;
        let sw = sliding_window as i32;
        let mut params: Vec<*mut c_void> = vec![
            &q_ptr as *const _ as *mut c_void,
            &k_ptr as *const _ as *mut c_void,
            &v_ptr as *const _ as *mut c_void,
            &out_ptr as *const _ as *mut c_void,
            &b_i as *const _ as *mut c_void,
            &l_i as *const _ as *mut c_void,
            &nh as *const _ as *mut c_void,
            &nkv as *const _ as *mut c_void,
            &hd as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &ts as *const _ as *mut c_void,
            &cs as *const _ as *mut c_void,
            &sw as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "attention_dflash_sliding_f32",
            [n_heads as u32, b as u32, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut blob = hip_bridge::KernargBlob::new();
                blob.push_ptr(q_ptr);
                blob.push_ptr(k_ptr);
                blob.push_ptr(v_ptr);
                blob.push_ptr(out_ptr);
                blob.push_i32(b_i);
                blob.push_i32(l_i);
                blob.push_i32(nh);
                blob.push_i32(nkv);
                blob.push_i32(hd);
                blob.push_f32(sc);
                blob.push_i32(ts);
                blob.push_i32(cs);
                blob.push_i32(sw);
                blob
            },
        )
    }

    /// Alias for SWA draft layers — forwards to
    /// [`Self::attention_dflash_sliding_f32`] with identical contract.
    /// Exists so windowed-speculator call sites can name the windowed
    /// variant explicitly without caring about the DFlash2 prefix.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_dflash_swa_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        ctx_span: usize,
        sliding_window: usize,
    ) -> HipResult<()> {
        self.attention_dflash_sliding_f32(
            q,
            k,
            v,
            out,
            b,
            l,
            n_heads,
            n_kv_heads,
            head_dim,
            ctx_span,
            sliding_window,
        )
    }

    /// WMMA-accelerated FlashAttention-style non-causal attention for
    /// the **large-B / large-L** case. Same Q/K/V layout and contract as
    /// [`Self::attention_dflash_f32`] — drop-in replacement.
    ///
    /// Grid:  `[n_heads, ceil(B / 16), 1]` (one block per (head, 16-Q-tile))
    /// Block: 32 threads (1 wave32 warp)
    /// LDS:   `(32 * head_dim + 256 + 48) * 4` bytes
    ///        — ≈ 17 KB for `head_dim=128`, fits comfortably under the
    ///        64 KB RDNA3 budget.
    ///
    /// Intended for `B >= 16` and `head_dim` a multiple of 16. The
    /// caller is responsible for picking between this and the scalar
    /// `attention_dflash_f32` based on workload shape.
    pub fn attention_dflash_wmma_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(
            head_dim % 16 == 0,
            "attention_dflash_wmma_f32: head_dim={head_dim} must be a multiple of 16 \
             (WMMA tiles K-axis in 16-element chunks)",
        );
        assert!(
            head_dim <= 256,
            "attention_dflash_wmma_f32: head_dim={head_dim} exceeds the 256 cap \
             — LDS budget is `3 * 16 * head_dim + 304` f32 slots, which overflows \
             the 64 KB RDNA3 wave32 limit above head_dim=256. Use \
             attention_dflash_f32 (scalar) for larger head_dim, or split this \
             kernel's LDS layout (drop Q_lds or O_lds) in a future variant.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        // gfx12/RDNA4 uses a distinct WMMA lowering (`_w32_gfx12` intrinsic);
        // the gfx11 `_w32` kernel does not compile on gfx12. Route to the
        // gfx12 sister there, base kernel on RDNA3/RDNA3.5.
        let (kernel_name, kernel_src, symbol) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                "attention_dflash_wmma_f32_gfx12",
                kernels::ATTENTION_DFLASH_WMMA_GFX12_SRC,
                "attention_dflash_wmma_f32_gfx12",
            )
        } else {
            (
                "attention_dflash_wmma_f32",
                kernels::ATTENTION_DFLASH_WMMA_SRC,
                "attention_dflash_wmma_f32",
            )
        };
        self.ensure_kernel(kernel_name, kernel_src, symbol)?;
        let func = &self.functions[kernel_name];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (in f32 slots):
        //   Q_lds[16 * head_dim] + V_lds[16 * head_dim] + O_lds[16 * head_dim]
        //   + S_lds[16 * 16]
        //   + m_lds[16] + l_lds[16] + alpha_lds[16]
        let lds_f32 = 3 * 16 * head_dim + 16 * 16 + 16 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k.buf.as_ptr();
        let mut vp = v.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 15) / 16;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FlashAttention-style WMMA with M=32 query tile (vs M=16 in
    /// `attention_dflash_wmma_f32`). Two waves per block; doubles the
    /// queries served per K-tile load, halving global-memory K
    /// traffic at vision-encoder shapes (large B, large L, head_dim ≤
    /// 128). Same head_dim ≤ 128 ceiling here — LDS budget is
    /// `(2*32 + 16) * head_dim + 32*16 + 96` f32 slots = 43 KB at
    /// hd=128, which is the largest tile that fits the 64 KB RDNA3
    /// wave32 SLM cap with full Q_lds + O_lds + V_lds.
    ///
    /// Caller responsibility: dispatch this when `B >= 32` AND
    /// `head_dim ≤ 128`; fall back to the M=16 variant or the scalar
    /// `attention_dflash_f32` otherwise.
    pub fn attention_dflash_wmma_m32_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(
            head_dim % 16 == 0,
            "attention_dflash_wmma_m32_f32: head_dim={head_dim} must be a multiple of 16",
        );
        assert!(
            head_dim <= 128,
            "attention_dflash_wmma_m32_f32: head_dim={head_dim} exceeds the 128 cap — \
             LDS budget at head_dim=160 is 53.4 KB and at head_dim=256 is 84 KB which \
             exceeds the 64 KB RDNA3 wave32 limit. Fall back to attention_dflash_wmma_f32 \
             (M=16) for larger head_dim.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m32_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        // gfx12/RDNA4 uses the `_w32_gfx12` WMMA lowering; the gfx11 kernel
        // does not compile on gfx12. Base kernel on RDNA3/RDNA3.5.
        let (m32_name, m32_src, m32_sym) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                "attention_dflash_wmma_m32_f32_gfx12",
                kernels::ATTENTION_DFLASH_WMMA_M32_GFX12_SRC,
                "attention_dflash_wmma_m32_f32_gfx12",
            )
        } else {
            (
                "attention_dflash_wmma_m32_f32",
                kernels::ATTENTION_DFLASH_WMMA_M32_SRC,
                "attention_dflash_wmma_m32_f32",
            )
        };
        self.ensure_kernel(m32_name, m32_src, m32_sym)?;
        let func = &self.functions[m32_name];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (in f32 slots):
        //   Q_lds[32 * head_dim] + V_lds[16 * head_dim] + O_lds[32 * head_dim]
        //   + S_lds[32 * 16]
        //   + m_lds[32] + l_lds[32] + alpha_lds[32]
        let lds_f32 = (2 * 32 + 16) * head_dim + 32 * 16 + 32 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k.buf.as_ptr();
        let mut vp = v.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 31) / 32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [64, 1, 1], // 2 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FlashAttention-style WMMA with M=32 query tile and **N=64 K-tile
    /// width** (vs N=16 in `attention_dflash_wmma_m32_f32`). Q lives in
    /// registers across all K-tiles within a block; phase C fuses the
    /// alpha-scale of O with the SV epilogue.
    ///
    /// Targets the vision-encoder regime (large B, large L,
    /// head_dim ≤ 128) where rocprof shows the M=32 baseline is
    /// per-tile-fixed-cost bound (1220 K-tile visits at N=16 → 305 at
    /// N=64 means 4× fewer syncs / softmax passes / O-scaling passes).
    ///
    /// LDS at hd=128: V_lds[64*128] + O_lds[32*128] + S_lds[32*64] +
    /// scalars = 57.7 KB (under 64 KB RDNA3 wave32 cap). VGPR per lane
    /// ≈ 130 (Q_frags + s_acc + scratch).
    ///
    /// Caller responsibility: dispatch when `head_dim % 32 == 0`,
    /// `head_dim ≤ 128`. Falls back to M=32 or M=16 otherwise.
    pub fn attention_dflash_wmma_n64_f32(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        v: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_n64_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128. The dc loop is fully unrolled with d_chunks=8 \
             so Q_frags[] gets register-promoted instead of spilled to scratch — making \
             it variable would re-introduce the 544 B/lane private segment that defeats \
             the Q-in-registers optimization (the v1 attempt regressed +19%). Fall back \
             to attention_dflash_wmma_m32_f32 (head_dim <= 128) or attention_dflash_wmma_f32 \
             (head_dim <= 256) for other head dims.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_n64_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_n64_f32",
            kernels::ATTENTION_DFLASH_WMMA_N64_SRC,
            "attention_dflash_wmma_n64_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_n64_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (in f32 slots):
        //   V_lds[64 * head_dim] + O_lds[32 * head_dim]
        //   + S_lds[32 * 64]
        //   + m_lds[32] + l_lds[32] + alpha_lds[32]
        let lds_f32 = (64 + 32) * head_dim + 32 * 64 + 32 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k.buf.as_ptr();
        let mut vp = v.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 31) / 32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [64, 1, 1], // 2 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FlashAttention-style WMMA, M=32 query tile and N=64 K-tile,
    /// with **K and V already stored as f16 in DRAM** (Q and output
    /// stay f32). Halves the attention kernel's DRAM traffic for K and
    /// V — the dominant cost on memory-bound vision-encoder shapes.
    /// Caller must cast K and V to f16 once (via `cast_f32_to_f16`)
    /// before invoking this kernel.
    ///
    /// Same head_dim==128 restriction as `attention_dflash_wmma_n64_f32`
    /// (Q_frags register-promotion requires the dc loop fully unrolled).
    pub fn attention_dflash_wmma_n64_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_n64_f16kv_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_n64_f16kv_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_n64_f16kv_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_n64_f16kv_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_n64_f16kv_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128 (same constraint as the f32-K/V sibling — the dc \
             loop is fully unrolled with d_chunks=8 so Q_frags register-promotes).",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_n64_f16kv_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_n64_f16kv_f32",
            kernels::ATTENTION_DFLASH_WMMA_N64_F16KV_SRC,
            "attention_dflash_wmma_n64_f16kv_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_n64_f16kv_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout same as the f32-K/V sibling: V_lds stays f32 so
        // phase C is byte-identical between the two kernels.
        let lds_f32 = (64 + 32) * head_dim + 32 * 64 + 32 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 31) / 32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [64, 1, 1], // 2 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FlashAttention WMMA, M=32 query tile and **N=128 K-tile**, K and
    /// V f16 in DRAM, V_lds and S_lds in f16. Same shape as
    /// `attention_dflash_wmma_n64_f16kv_f32` but twice the K-tile width.
    /// Halves outer-loop iterations → halves __syncthreads / softmax /
    /// alpha-scale overhead per attention call.
    ///
    /// LDS at hd=128 ≈ 56.4 KB: V_lds[128*128] f16 (32 KB) +
    /// O_lds[32*128] f32 (16 KB) + S_lds[32*128] f16 (8 KB) + scalars.
    pub fn attention_dflash_wmma_n128_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_n128_f16kv_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_n128_f16kv_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_n128_f16kv_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_n128_f16kv_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_n128_f16kv_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128 (d_chunks=8 unroll for register-promoted Q_frags).",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_n128_f16kv_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_n128_f16kv_f32",
            kernels::ATTENTION_DFLASH_WMMA_N128_F16KV_SRC,
            "attention_dflash_wmma_n128_f16kv_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_n128_f16kv_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (in f32-equivalent slots — V_lds and S_lds are f16
        // so they take half the slot count of their nominal element
        // count):
        //   V_lds[128 * head_dim] f16     = 128 * head_dim / 2 f32 slots
        //   O_lds[32  * head_dim] f32     =  32 * head_dim     f32 slots
        //   S_lds[32  * 128]      f16     =  32 * 128 / 2      f32 slots
        //   m_lds + l_lds + alpha_lds     =  96                f32 slots
        let lds_f32 = (128 * head_dim) / 2 + 32 * head_dim + (32 * 128) / 2 + 32 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 31) / 32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [64, 1, 1], // 2 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FlashAttention WMMA, **M=64** query tile + N=128 K-tile, K/V f16
    /// in DRAM, V_lds and S_lds in f16, **O register-resident**.
    /// 4-wave block (128 threads). Halves the query-block count vs
    /// M=32, which halves K and V DRAM traffic per attention call —
    /// the dominant cost on this DRAM-bound workload.
    ///
    /// LDS at hd=128 ≈ 48.8 KB: V_lds[128*128] f16 + S_lds[64*128] f16
    /// + scalars. No O_lds — O lives in per-lane register arrays
    /// (8 float8_t = 64 VGPRs/lane in WMMA frag_c layout).
    pub fn attention_dflash_wmma_m64_n128_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n128_f16kv_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128 (d_chunks=8 unroll, O_frags[8] register array).",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n128_f16kv_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n128_f16kv_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_SRC,
            "attention_dflash_wmma_m64_n128_f16kv_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (in f32-equivalent slots; V_lds and S_lds are f16
        // so they take half their nominal element count):
        //   V_lds[128 * head_dim]  f16   = 128 * head_dim / 2 f32 slots
        //   S_lds[64  * 128]       f16   =  64 * 128 / 2      f32 slots
        //   m + l + alpha (64 each)      = 192                f32 slots
        let lds_f32 = (128 * head_dim) / 2 + (64 * 128) / 2 + 64 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1], // 4 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// V3 of `attention_dflash_wmma_m64_n128_f16kv_f32`. Same shape
    /// as v2 (M=64, N=128, 4-wave block, f16 K/V, O in registers,
    /// padded S_lds, cooperative softmax) but with phase C reordered
    /// to outer c / inner dc so each `a_reg_sm` row chunk is read
    /// once per c instead of once per (dc, c). 8× reduction in phase
    /// C S_lds reads.
    pub fn attention_dflash_wmma_m64_n128_f16kv_v3_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V3_SRC,
            "attention_dflash_wmma_m64_n128_f16kv_v3_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_v3_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // Same LDS layout as v2 (padded S_lds stride 130).
        let lds_f32 = (128 * head_dim) / 2 + (64 * 130) / 2 + 64 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Causal variant of `attention_dflash_wmma_m64_n128_f16kv_v3_f32`.
    /// Same tile shape (M=64, N=128, f16 K/V, 4-wave block, padded S_lds,
    /// cooperative softmax, phase C hoisted) but applies a causal mask
    /// during Phase A: S[q, k] = -inf when k > q. Tiles where all keys
    /// are in the future (kt_start >= q_start + m_tile) are skipped
    /// entirely.
    ///
    /// Intended for text-decoder prefill (causal self-attention with GQA).
    pub fn attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let (kernel_module, kernel_src) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32_rdna4",
                kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V3_CAUSAL_GFX12_SRC,
            )
        } else if self.arch_caps.has_wmma_w32() {
            (
                "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32_rdna3",
                kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V3_CAUSAL_SRC,
            )
        } else {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32 requires wave32 WMMA; \
                     arch={} has neither gfx11 has_wmma_w32 nor gfx12 has_wmma_w32_gfx12. \
                     Use attention_causal_batched for this arch.",
                    self.arch
                ),
            ));
        };
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            kernel_module,
            kernel_src,
            "attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let lds_f32 = (128 * head_dim) / 2 + (64 * 130) / 2 + 64 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut causal = 1i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut causal as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Vision attention winner (M=64, V_tile=32, f16 K/V, 2 WG/CU).
    /// V_tile=32 stages V in 4 v_chunks per K-tile, keeping LDS at 25.6 KB.
    pub fn attention_dflash_wmma_m64_n32_f16kv_v5_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n32_f16kv_v5_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        let (kernel_name, kernel_src, symbol) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                "attention_dflash_wmma_m64_n32_f16kv_v5_f32_gfx12",
                kernels::ATTENTION_DFLASH_WMMA_M64_N32_F16KV_V5_GFX12_SRC,
                "attention_dflash_wmma_m64_n32_f16kv_v5_f32_gfx12",
            )
        } else if self.arch_caps.has_wmma_w32() {
            (
                "attention_dflash_wmma_m64_n32_f16kv_v5_f32",
                kernels::ATTENTION_DFLASH_WMMA_M64_N32_F16KV_V5_SRC,
                "attention_dflash_wmma_m64_n32_f16kv_v5_f32",
            )
        } else {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_dflash_wmma_m64_n32_f16kv_v5_f32 requires wave32 WMMA; \
                     arch={} does not support it.",
                    self.arch
                ),
            ));
        };
        self.ensure_kernel(kernel_name, kernel_src, symbol)?;
        let func = &self.functions[kernel_name];
        let scale = 1.0f32 / (head_dim as f32).sqrt();

        let v_tile = 32usize;
        let s_lds_stride = 130usize;
        let v_lds_bytes = v_tile * head_dim * 2;
        let s_lds_bytes = 64 * s_lds_stride * 2;
        let scaler_bytes = 64 * 4 * 3;
        let shared_mem = (v_lds_bytes + s_lds_bytes + scaler_bytes) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// V2 of `attention_dflash_wmma_m64_n128_f16kv_f32`. Same shape
    /// (M=64, N=128, 4-wave block, f16 K/V, O in registers) but adds
    /// (a) S_lds row stride 130 (was 128) to break a 16-way LDS bank
    /// conflict in phase C's S_lds reads, and (b) cooperative wave-32
    /// softmax via __shfl_xor butterfly.
    pub fn attention_dflash_wmma_m64_n128_f16kv_v2_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128 (d_chunks=8 unroll, O_frags[8] register array).",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V2_SRC,
            "attention_dflash_wmma_m64_n128_f16kv_v2_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_v2_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        // LDS layout (f32-equivalent slots):
        //   V_lds[128 * head_dim] f16  = 128 * head_dim / 2 f32 slots
        //   S_lds[64  * 130]      f16  = 64 * 130 / 2       f32 slots (padded stride)
        //   m + l + alpha (64 each f32) = 192               f32 slots
        let lds_f32 = (128 * head_dim) / 2 + (64 * 130) / 2 + 64 * 3;
        let shared_mem = (lds_f32 * 4) as u32;

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];

        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1], // 4 waves
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// V_lds transpose variant of v3 (M=64, N=128, f16 K/V).
    pub fn attention_dflash_wmma_m64_n128_f16kv_v4_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32: n_heads={n_heads} must be divisible by n_kv_heads={n_kv_heads}",
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V4_SRC,
            "attention_dflash_wmma_m64_n128_f16kv_v4_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_v4_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let v_t_stride = 130usize;
        let s_lds_stride = 130usize;
        let m_tile = 64usize;
        let v_lds_bytes = head_dim * v_t_stride * 2;
        let s_lds_bytes = m_tile * s_lds_stride * 2;
        let scaler_bytes = m_tile * 4 * 3;
        let shared_mem = (v_lds_bytes + s_lds_bytes + scaler_bytes) as u32;
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// V_lds transpose variant of v5 (M=64, V_tile=32). Kept for bench only.
    pub fn attention_dflash_wmma_m64_n32_f16kv_v6_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            q.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32: q must be F32"
        );
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32: v must be F16"
        );
        assert_eq!(
            out.dtype,
            DType::F32,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32: out must be F32"
        );
        assert!(
            head_dim == 128,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32: head_dim must be 128"
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "v6: n_heads must be divisible by n_kv_heads"
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N32_F16KV_V6_SRC,
            "attention_dflash_wmma_m64_n32_f16kv_v6_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n32_f16kv_v6_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let shared_mem = 25600u32;
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// v7: M=128 K-shared sub-tiling. Kept for bench only.
    pub fn attention_dflash_wmma_m128_n32_f16kv_v7_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(q.dtype, DType::F32, "v7: q must be F32");
        assert_eq!(k_f16.dtype, DType::F16, "v7: k must be F16");
        assert_eq!(v_f16.dtype, DType::F16, "v7: v must be F16");
        assert_eq!(out.dtype, DType::F32, "v7: out must be F32");
        assert!(head_dim == 128, "v7: head_dim must be 128");
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "v7: n_heads must be divisible by n_kv_heads"
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m128_n32_f16kv_v7_f32",
            kernels::ATTENTION_DFLASH_WMMA_M128_N32_F16KV_V7_SRC,
            "attention_dflash_wmma_m128_n32_f16kv_v7_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m128_n32_f16kv_v7_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let shared_mem = 25600u32;
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let q_tiles_128 = (b + 127) / 128;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles_128 as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// v7b: M=128 sequential sub-tiling, no K-sharing. Kept for bench only.
    pub fn attention_dflash_wmma_m128_n32_f16kv_v7b_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(q.dtype, DType::F32, "v7b: q must be F32");
        assert_eq!(k_f16.dtype, DType::F16, "v7b: k must be F16");
        assert_eq!(v_f16.dtype, DType::F16, "v7b: v must be F16");
        assert_eq!(out.dtype, DType::F32, "v7b: out must be F32");
        assert!(head_dim == 128, "v7b: head_dim must be 128");
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "v7b: n_heads must be divisible by n_kv_heads"
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m128_n32_f16kv_v7b_f32",
            kernels::ATTENTION_DFLASH_WMMA_M128_N32_F16KV_V7B_SRC,
            "attention_dflash_wmma_m128_n32_f16kv_v7b_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m128_n32_f16kv_v7b_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let shared_mem = 25600u32;
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let q_tiles_128 = (b + 127) / 128;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles_128 as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// V_lds transpose variant of v3-causal. gfx11-only; falls back to
    /// v3-causal on gfx12.
    pub fn attention_dflash_wmma_m64_n128_f16kv_v4_causal_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if self.arch_caps.has_wmma_w32_gfx12() {
            return self.attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32(
                q, k_f16, v_f16, out, b, l, n_heads, n_kv_heads, head_dim,
            );
        }
        if !self.arch_caps.has_wmma_w32() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_dflash_wmma_m64_n128_f16kv_v4_causal_f32 requires wave32 WMMA; \
                     arch={} does not support it. Use attention_causal_batched for this arch.",
                    self.arch
                ),
            ));
        }
        assert_eq!(q.dtype, DType::F32, "v4_causal: q must be F32");
        assert_eq!(k_f16.dtype, DType::F16, "v4_causal: k must be F16");
        assert_eq!(v_f16.dtype, DType::F16, "v4_causal: v must be F16");
        assert_eq!(out.dtype, DType::F32, "v4_causal: out must be F32");
        assert!(head_dim == 128, "v4_causal: head_dim must be 128");
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "v4_causal: n_heads must be divisible by n_kv_heads"
        );
        self.ensure_kernel(
            "attention_dflash_wmma_m64_n128_f16kv_v4_causal_f32",
            kernels::ATTENTION_DFLASH_WMMA_M64_N128_F16KV_V4_CAUSAL_SRC,
            "attention_dflash_wmma_m64_n128_f16kv_v4_causal_f32",
        )?;
        let func = &self.functions["attention_dflash_wmma_m64_n128_f16kv_v4_causal_f32"];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let v_t_stride = 130usize;
        let s_lds_stride = 130usize;
        let m_tile = 64usize;
        let v_lds_bytes = head_dim * v_t_stride * 2;
        let s_lds_bytes = m_tile * s_lds_stride * 2;
        let scaler_bytes = m_tile * 4 * 3;
        let shared_mem = (v_lds_bytes + s_lds_bytes + scaler_bytes) as u32;
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
        ];
        let q_tiles = (b + 63) / 64;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, q_tiles as u32, 1],
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    // ═══════════════════════════════════════════════════════════════════════════
    // PFlash scoring
    // ═══════════════════════════════════════════════════════════════════════════

    /// Per-block scoring on Q8_0 K cache. Reads `k_cache` (one layer's
    /// K-cache backing memory; the buffer must be the Q8_0-formatted slab
    /// produced by `KvCache::new_gpu_q8`) for the first `n_pos` positions,
    /// computes per-block mean K and cosine similarity vs the K at
    /// `last_pos`, and writes `n_blocks` f32 scores into `scores_out`.
    ///
    /// One workgroup per output block, 256 threads per workgroup. Each
    /// thread strides through `kv_dim` doing inline f16-scale + i8-value
    /// dequant; a 256-thread shared-memory reduction folds the partial
    /// (dot, ||block||^2, ||last||^2) fragments into one cosine score.
    ///
    /// Phase 2.1 of #93. Replaces the CPU-side dequant + mean-pool +
    /// cosine in `pflash::compute_scores_batched`.
    #[allow(clippy::too_many_arguments)]
    pub fn pflash_score_q8_kv(
        &mut self,
        k_cache: &GpuTensor,
        scores_out: &GpuTensor,
        n_pos: usize,
        n_kv_heads: usize,
        head_dim: usize,
        block_size: usize,
        n_blocks: usize,
        last_pos: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(
            head_dim % 32 == 0,
            "head_dim must be a multiple of 32 for Q8 KV cache"
        );
        assert!(n_blocks > 0 && block_size > 0 && n_pos > 0);
        assert!(last_pos < n_pos, "last_pos {last_pos} >= n_pos {n_pos}");
        self.ensure_kernel(
            "pflash_score_q8_kv",
            kernels::PFLASH_SCORE_Q8_KV_SRC,
            "pflash_score_q8_kv_blocks",
        )?;
        let func = &self.functions["pflash_score_q8_kv_blocks"];

        let k_ptr = k_cache.buf.as_ptr();
        let s_ptr = scores_out.buf.as_ptr();
        let mut np = n_pos as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = block_size as i32;
        let mut nb = n_blocks as i32;
        let mut lp = last_pos as i32;

        let mut params: Vec<*mut c_void> = vec![
            &k_ptr as *const _ as *mut c_void,
            &s_ptr as *const _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut nb as *mut _ as *mut c_void,
            &mut lp as *mut _ as *mut c_void,
        ];

        unsafe {
            self.hip.launch_kernel(
                func,
                [n_blocks as u32, 1, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// PFlash per-block scoring — fwht3 K-cache variant.
    ///
    /// Same input/output contract as `pflash_score_q8_kv`: takes a K
    /// cache buffer and emits one f32 cosine score per block. Only the
    /// K dequant path differs (fwht3 vs Q8). Used by
    /// `pflash::compute_scores_batched_gpu` when the drafter runs with
    /// fwht3 KV — that path's no-LDS-cap batched flash unblocks the >15K
    /// ctx regime that Q8 batched flash falls out of.
    ///
    /// Header prepend: the kernel uses `TURBO_C3_256` from
    /// `turbo_common.h`. Reusing `ensure_givens4_kernel` since it already
    /// prepends `turbo_common.h` + `givens_common.h`. The unused
    /// givens_common include is harmless (no symbols are referenced from
    /// it), and avoids adding another `ensure_*` variant.
    #[allow(clippy::too_many_arguments)]
    pub fn pflash_score_fwht3_kv(
        &mut self,
        k_cache: &GpuTensor,
        scores_out: &GpuTensor,
        n_pos: usize,
        n_kv_heads: usize,
        head_dim: usize,
        block_size: usize,
        n_blocks: usize,
        last_pos: usize,
    ) -> HipResult<()> {
        // bind_thread: skip — delegates to pflash_score_fwht_kv_impl which binds
        self.pflash_score_fwht_kv_impl(
            "pflash_score_fwht3_kv",
            kernels::PFLASH_SCORE_FWHT3_KV_SRC,
            "pflash_score_fwht3_kv_blocks",
            8, // alignment: 8 dims per thread group (3-bit codes × 8 = 24 bits = 3 bytes)
            k_cache,
            scores_out,
            n_pos,
            n_kv_heads,
            head_dim,
            block_size,
            n_blocks,
            last_pos,
        )
    }

    /// PFlash per-block scoring — fwht4 K-cache variant.
    /// 4-bit codes packed into nibbles, two FWHT-128 halves per head at
    /// head_dim=256. Higher precision than fwht3 / larger K storage
    /// (132 B/head vs 100 B). Ablation variant.
    #[allow(clippy::too_many_arguments)]
    pub fn pflash_score_fwht4_kv(
        &mut self,
        k_cache: &GpuTensor,
        scores_out: &GpuTensor,
        n_pos: usize,
        n_kv_heads: usize,
        head_dim: usize,
        block_size: usize,
        n_blocks: usize,
        last_pos: usize,
    ) -> HipResult<()> {
        // bind_thread: skip — delegates to pflash_score_fwht_kv_impl which binds
        self.pflash_score_fwht_kv_impl(
            "pflash_score_fwht4_kv",
            kernels::PFLASH_SCORE_FWHT4_KV_SRC,
            "pflash_score_fwht4_kv_blocks",
            // fwht4 thread-group = 4 dims (4-bit × 4 = 16 bits = 2 bytes)
            // plus head_dim must accommodate two FWHT-128 halves.
            4,
            k_cache,
            scores_out,
            n_pos,
            n_kv_heads,
            head_dim,
            block_size,
            n_blocks,
            last_pos,
        )
    }

    /// PFlash per-block scoring — fwht2 K-cache variant.
    /// 2-bit codes packed 4 per byte, two FWHT-128 halves per head at
    /// head_dim=256. Smallest K storage in the family (68 B/head).
    /// Ablation / lower-bound variant — likely NIAH-marginal.
    #[allow(clippy::too_many_arguments)]
    pub fn pflash_score_fwht2_kv(
        &mut self,
        k_cache: &GpuTensor,
        scores_out: &GpuTensor,
        n_pos: usize,
        n_kv_heads: usize,
        head_dim: usize,
        block_size: usize,
        n_blocks: usize,
        last_pos: usize,
    ) -> HipResult<()> {
        // bind_thread: skip — delegates to pflash_score_fwht_kv_impl which binds
        self.pflash_score_fwht_kv_impl(
            "pflash_score_fwht2_kv",
            kernels::PFLASH_SCORE_FWHT2_KV_SRC,
            "pflash_score_fwht2_kv_blocks",
            4, // fwht2 thread-group = 4 dims (2-bit × 4 = 8 bits = 1 byte)
            k_cache,
            scores_out,
            n_pos,
            n_kv_heads,
            head_dim,
            block_size,
            n_blocks,
            last_pos,
        )
    }

    /// Shared launch body for fwht{2,3,4} scoring — same grid +
    /// argument shape, only the kernel binary + per-thread-group
    /// alignment vary.
    #[allow(clippy::too_many_arguments)]
    fn pflash_score_fwht_kv_impl(
        &mut self,
        cache_key: &str,
        src: &str,
        func_name: &str,
        tg_align: i32,
        k_cache: &GpuTensor,
        scores_out: &GpuTensor,
        n_pos: usize,
        n_kv_heads: usize,
        head_dim: usize,
        block_size: usize,
        n_blocks: usize,
        last_pos: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(
            head_dim as i32 % tg_align == 0,
            "head_dim must be a multiple of {tg_align} for this fwht K cache layout",
        );
        assert!(n_blocks > 0 && block_size > 0 && n_pos > 0);
        assert!(last_pos < n_pos, "last_pos {last_pos} >= n_pos {n_pos}");
        self.ensure_givens4_kernel(cache_key, src, func_name)?;
        let func = &self.functions[func_name];

        let k_ptr = k_cache.buf.as_ptr();
        let s_ptr = scores_out.buf.as_ptr();
        let mut np = n_pos as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut bs = block_size as i32;
        let mut nb = n_blocks as i32;
        let mut lp = last_pos as i32;

        let mut params: Vec<*mut c_void> = vec![
            &k_ptr as *const _ as *mut c_void,
            &s_ptr as *const _ as *mut c_void,
            &mut np as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut nb as *mut _ as *mut c_void,
            &mut lp as *mut _ as *mut c_void,
        ];

        unsafe {
            self.hip.launch_kernel(
                func,
                [n_blocks as u32, 1, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    pub fn compressor_compress_aligned_batched_f32(
        &mut self,
        prev_kv: &GpuTensor,
        prev_score: &GpuTensor,
        kv_batch: &GpuTensor,
        score_batch: &GpuTensor,
        kv_cache_out: &GpuTensor,
        r: i32,
        head_dim: i32,
        n_events: i32,
        overlap: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_compress_aligned_batched_f32",
            kernels::COMPRESSOR_COMPRESS_ALIGNED_BATCHED_SRC,
            "compressor_compress_aligned_batched_f32",
        )?;
        let func = &self.functions["compressor_compress_aligned_batched_f32"];
        let pk = prev_kv.buf.as_ptr();
        let ps = prev_score.buf.as_ptr();
        let kb = kv_batch.buf.as_ptr();
        let sb = score_batch.buf.as_ptr();
        let yo = kv_cache_out.buf.as_ptr();
        let mut rr = r;
        let mut hd = head_dim;
        let mut ne = n_events;
        let mut ov = overlap;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &pk as *const _ as *mut c_void,
            &ps as *const _ as *mut c_void,
            &kb as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &yo as *const _ as *mut c_void,
            &mut rr as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ne as *mut _ as *mut c_void,
            &mut ov as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let grid_x = ((head_dim + 255) / 256) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [grid_x, n_events as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn compressor_add_ape_batched_f32(
        &mut self,
        score_batch: &GpuTensor, // [B, proj_dim] F32, in-place
        ape: &GpuTensor,         // [ratio, proj_dim] F32
        batch_size: i32,
        proj_dim: i32,
        ratio: i32,
        start_pos: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_add_ape_batched",
            kernels::COMPRESSOR_ADD_APE_BATCHED_SRC,
            "compressor_add_ape_batched_f32",
        )?;
        let func = &self.functions["compressor_add_ape_batched_f32"];
        let sb = score_batch.buf.as_ptr();
        let ap = ape.buf.as_ptr();
        let mut bs = batch_size;
        let mut pd = proj_dim;
        let mut rr = ratio;
        let mut sp = start_pos;
        let mut params: Vec<*mut c_void> = vec![
            &sb as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut pd as *mut _ as *mut c_void,
            &mut rr as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
        ];
        let grid_x = ((proj_dim + 255) / 256) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [grid_x, batch_size as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn compressor_add_ape_f32_buf(
        &mut self,
        score: &GpuTensor,
        ape: &GpuTensor,
        ring_slot_buf: &GpuTensor,
        proj_dim: i32,
        ratio: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_add_ape_buf",
            kernels::COMPRESSOR_ADD_APE_BATCHED_SRC,
            "compressor_add_ape_f32_buf",
        )?;
        let sp = score.buf.as_ptr();
        let ap = ape.buf.as_ptr();
        let rp = ring_slot_buf.buf.as_ptr();
        let mut pd = proj_dim;
        let mut rr = ratio;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &rp as *const _ as *mut c_void,
            &mut pd as *mut _ as *mut c_void,
            &mut rr as *mut _ as *mut c_void,
        ];
        let block = 256u32;
        let grid = ((proj_dim as u32) + block - 1) / block;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(sp);
            b.push_ptr(ap);
            b.push_ptr(rp);
            b.push_i32(pd);
            b.push_i32(rr);
            b
        };
        self.launch_maybe_blob(
            "compressor_add_ape_f32_buf",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn compressor_overlap_concat_f32(
        &mut self,
        src: &GpuTensor, // [2*ratio, 2*head_dim] F32
        dst: &GpuTensor, // [2*ratio, head_dim] F32
        ratio: i32,
        head_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_overlap_concat",
            kernels::COMPRESSOR_OVERLAP_CONCAT_SRC,
            "compressor_overlap_concat_f32",
        )?;
        let sp = src.buf.as_ptr();
        let dp = dst.buf.as_ptr();
        let mut rv = ratio;
        let mut hd = head_dim;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &dp as *const _ as *mut c_void,
            &mut rv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "compressor_overlap_concat_f32",
            [(2 * ratio) as u32, 1, 1],
            [head_dim as u32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(sp);
                b.push_ptr(dp);
                b.push_i32(rv);
                b.push_i32(hd);
                b
            },
        )
    }
    pub fn compressor_ring_write_batched_f32(
        &mut self,
        kv_batch: &GpuTensor,
        score_batch: &GpuTensor,
        kv_state: &GpuTensor,
        score_state: &GpuTensor,
        batch_size: i32,
        proj_dim: i32,
        r: i32,
        slot_base: i32,
        overlap: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_ring_write_batched_f32",
            kernels::COMPRESSOR_RING_WRITE_BATCHED_SRC,
            "compressor_ring_write_batched_f32",
        )?;
        let func = &self.functions["compressor_ring_write_batched_f32"];
        let kb = kv_batch.buf.as_ptr();
        let sb = score_batch.buf.as_ptr();
        let ks = kv_state.buf.as_ptr();
        let ss = score_state.buf.as_ptr();
        let mut bsv = batch_size;
        let mut pd = proj_dim;
        let mut rr = r;
        let mut sbase = slot_base;
        let mut ov = overlap;
        let mut params: Vec<*mut c_void> = vec![
            &kb as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &ks as *const _ as *mut c_void,
            &ss as *const _ as *mut c_void,
            &mut bsv as *mut _ as *mut c_void,
            &mut pd as *mut _ as *mut c_void,
            &mut rr as *mut _ as *mut c_void,
            &mut sbase as *mut _ as *mut c_void,
            &mut ov as *mut _ as *mut c_void,
        ];
        let grid_x = ((proj_dim + 255) / 256) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [grid_x, batch_size as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn compressor_softmax_pool_f32(
        &mut self,
        kv_state: &GpuTensor,    // [T, head_dim] F32
        score_state: &GpuTensor, // [T, head_dim] F32
        output: &GpuTensor,      // [head_dim] F32
        t: i32,
        head_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_softmax_pool",
            kernels::COMPRESSOR_SOFTMAX_POOL_SRC,
            "compressor_softmax_pool_f32",
        )?;
        let func = &self.functions["compressor_softmax_pool_f32"];
        let kp = kv_state.buf.as_ptr();
        let sp = score_state.buf.as_ptr();
        let op = output.buf.as_ptr();
        let mut tv = t;
        let mut hd = head_dim;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut tv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let block = 256u32;
        let grid = ((head_dim as u32) + block - 1) / block;
        unsafe {
            self.hip.launch_kernel(
                func,
                [grid, 1, 1],
                [block, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn compressor_softmax_pool_f32_buf(
        &mut self,
        kv_state: &GpuTensor,
        score_state: &GpuTensor,
        kv_cache: &GpuTensor, // base ptr [max_slots, head_dim]
        slot_buf: &GpuTensor,
        t: i32,
        head_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "compressor_softmax_pool_f32_buf",
            kernels::COMPRESSOR_SOFTMAX_POOL_BUF_SRC,
            "compressor_softmax_pool_f32_buf",
        )?;
        let kp = kv_state.buf.as_ptr();
        let sp = score_state.buf.as_ptr();
        let cp = kv_cache.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut tv = t;
        let mut hd = head_dim;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut tv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let block = 256u32;
        let grid = ((head_dim as u32) + block - 1) / block;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(kp);
            b.push_ptr(sp);
            b.push_ptr(cp);
            b.push_ptr(sb);
            b.push_i32(tv);
            b.push_i32(hd);
            b
        };
        self.launch_maybe_blob(
            "compressor_softmax_pool_f32_buf",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }

    pub fn compressor_softmax_pool_f32_staged_buf(
        &mut self,
        kv_state: &GpuTensor,
        score_state: &GpuTensor,
        staged: &GpuTensor,
        slot_buf: &GpuTensor,
        t: i32,
        head_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        assert_eq!(staged.dtype, DType::F32);
        let symbol = "compressor_softmax_pool_f32_staged_buf";
        self.ensure_kernel(
            symbol,
            kernels::DEEPSEEK4_COMPRESSOR_COMMIT_STAGED_F16_SRC,
            symbol,
        )?;
        let kp = kv_state.buf.as_ptr();
        let sp = score_state.buf.as_ptr();
        let op = staged.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut tv = t;
        let mut hd = head_dim;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut tv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
        ];
        let grid = (head_dim as u32).div_ceil(256);
        self.launch_maybe_blob(symbol, [grid, 1, 1], [256, 1, 1], 0, &mut params, || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(kp);
            b.push_ptr(sp);
            b.push_ptr(op);
            b.push_ptr(sb);
            b.push_i32(tv);
            b.push_i32(hd);
            b
        })
    }

    pub fn rmsnorm_f32_staged_buf(
        &mut self,
        staged: &GpuTensor,
        weight: &GpuTensor,
        slot_buf: &GpuTensor,
        n: i32,
        eps: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        let symbol = "rmsnorm_f32_staged_buf";
        self.ensure_kernel(
            symbol,
            kernels::DEEPSEEK4_COMPRESSOR_COMMIT_STAGED_F16_SRC,
            symbol,
        )?;
        let bp = staged.buf.as_ptr();
        let wp = weight.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut nv = n;
        let mut ev = eps;
        let mut params: Vec<*mut c_void> = vec![
            &bp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut nv as *mut _ as *mut c_void,
            &mut ev as *mut _ as *mut c_void,
        ];
        let block = 256u32.min(n as u32).next_power_of_two().max(32);
        self.launch_maybe_blob(
            symbol,
            [1, 1, 1],
            [block, 1, 1],
            block * 4,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(bp);
                b.push_ptr(wp);
                b.push_ptr(sb);
                b.push_i32(nv);
                b.push_f32(ev);
                b
            },
        )
    }

    #[allow(clippy::too_many_arguments)]
    pub fn rope_tail_yarn_interleaved_staged_buf(
        &mut self,
        staged: &GpuTensor,
        pos_buf: &GpuTensor,
        slot_buf: &GpuTensor,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
        freq_scale: f32,
        ext_factor: f32,
        attn_factor: f32,
        corr_low: f32,
        corr_high: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        let symbol = "rope_tail_yarn_interleaved_staged_buf_f32";
        self.ensure_kernel(
            symbol,
            kernels::DEEPSEEK4_COMPRESSOR_COMMIT_STAGED_F16_SRC,
            symbol,
        )?;
        let bp = staged.buf.as_ptr();
        let pp = pos_buf.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut fs = freq_scale;
        let mut ef = ext_factor;
        let mut af = attn_factor;
        let mut cl = corr_low;
        let mut ch = corr_high;
        let mut params: Vec<*mut c_void> = vec![
            &bp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
            &mut fs as *mut _ as *mut c_void,
            &mut ef as *mut _ as *mut c_void,
            &mut af as *mut _ as *mut c_void,
            &mut cl as *mut _ as *mut c_void,
            &mut ch as *mut _ as *mut c_void,
        ];
        let grid = (n_rot as u32 / 2).div_ceil(32);
        self.launch_maybe_blob(symbol, [grid, 1, 1], [32, 1, 1], 0, &mut params, || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(bp);
            b.push_ptr(pp);
            b.push_ptr(sb);
            b.push_i32(hd);
            b.push_i32(nr);
            b.push_f32(fb);
            b.push_f32(fs);
            b.push_f32(ef);
            b.push_f32(af);
            b.push_f32(cl);
            b.push_f32(ch);
            b
        })
    }

    pub fn cast_f32_to_f16_at_slot_buf(
        &mut self,
        staged: &GpuTensor,
        cache: &GpuTensor,
        slot_buf: &GpuTensor,
        n: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        assert_eq!(staged.dtype, DType::F32);
        assert_eq!(cache.dtype, DType::F16);
        let symbol = "cast_f32_to_f16_at_slot_buf";
        self.ensure_kernel(
            symbol,
            kernels::DEEPSEEK4_COMPRESSOR_COMMIT_STAGED_F16_SRC,
            symbol,
        )?;
        let sp = staged.buf.as_ptr();
        let cp = cache.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut nv = n;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut nv as *mut _ as *mut c_void,
        ];
        let grid = (n as u32).div_ceil(256);
        self.launch_maybe_blob(symbol, [grid, 1, 1], [256, 1, 1], 0, &mut params, || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(sp);
            b.push_ptr(cp);
            b.push_ptr(sb);
            b.push_i32(nv);
            b
        })
    }

    #[allow(clippy::too_many_arguments)]
    pub fn indexer_relu_score_f16_buf(
        &mut self,
        q: &GpuTensor,
        cache: &GpuTensor,
        weights: &GpuTensor,
        scores: &GpuTensor,
        n_buf: &GpuTensor,
        max_n: i32,
        h: i32,
        d: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        assert_eq!(cache.dtype, DType::F16);
        let symbol = "indexer_relu_score_f16_buf";
        self.ensure_kernel(symbol, kernels::DEEPSEEK4_COMPRESSOR_CACHE_F16_SRC, symbol)?;
        let qp = q.buf.as_ptr();
        let kp = cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let nbp = n_buf.buf.as_ptr();
        let mut hi = h;
        let mut di = d;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nbp as *const _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut di as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            symbol,
            [max_n as u32, 1, 1],
            [h as u32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(wp);
                b.push_ptr(sp);
                b.push_ptr(nbp);
                b.push_i32(hi);
                b.push_i32(di);
                b
            },
        )
    }

    #[allow(clippy::too_many_arguments)]
    pub fn indexer_relu_score_batched_f16(
        &mut self,
        q: &GpuTensor,
        cache: &GpuTensor,
        weights: &GpuTensor,
        n_per_batch: &GpuTensor,
        scores: &GpuTensor,
        h: i32,
        d: i32,
        n_max: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        assert_eq!(cache.dtype, DType::F16);
        let symbol = "indexer_relu_score_batched_f16";
        self.ensure_kernel(symbol, kernels::DEEPSEEK4_COMPRESSOR_CACHE_F16_SRC, symbol)?;
        let qp = q.buf.as_ptr();
        let kp = cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut hv = h;
        let mut dv = d;
        let mut nv = n_max;
        let mut bv = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut hv as *mut _ as *mut c_void,
            &mut dv as *mut _ as *mut c_void,
            &mut nv as *mut _ as *mut c_void,
            &mut bv as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            symbol,
            [n_max as u32, batch_size as u32, 1],
            [h as u32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(wp);
                b.push_ptr(np);
                b.push_ptr(sp);
                b.push_i32(hv);
                b.push_i32(dv);
                b.push_i32(nv);
                b.push_i32(bv);
                b
            },
        )
    }

    #[allow(clippy::too_many_arguments)]
    pub fn indexer_relu_score_wmma_batched_f16(
        &mut self,
        q: &GpuTensor,
        cache: &GpuTensor,
        weights: &GpuTensor,
        n_per_batch: &GpuTensor,
        scores: &GpuTensor,
        h: i32,
        d: i32,
        n_max: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.supports_ds4_f16_compressor_cache());
        assert_eq!(cache.dtype, DType::F16);
        assert_eq!((h, d), (64, 128));
        let symbol = "indexer_relu_score_wmma_batched_f16";
        self.ensure_kernel(symbol, kernels::DEEPSEEK4_COMPRESSOR_CACHE_F16_SRC, symbol)?;
        let qp = q.buf.as_ptr();
        let kp = cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut hv = h;
        let mut dv = d;
        let mut nv = n_max;
        let mut bv = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut hv as *mut _ as *mut c_void,
            &mut dv as *mut _ as *mut c_void,
            &mut nv as *mut _ as *mut c_void,
            &mut bv as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            symbol,
            [batch_size as u32, (n_max as u32).div_ceil(16), 1],
            [128, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(wp);
                b.push_ptr(np);
                b.push_ptr(sp);
                b.push_i32(hv);
                b.push_i32(dv);
                b.push_i32(nv);
                b.push_i32(bv);
                b
            },
        )
    }
    pub fn hc_apply_alpha(
        &mut self,
        c: &GpuTensor,
        alpha: &GpuTensor,
        base: &GpuTensor,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_apply_alpha",
            kernels::HC_APPLY_ALPHA_SRC,
            "hc_apply_alpha",
        )?;
        let cp = c.buf.as_ptr();
        let ap = alpha.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let mut params: Vec<*mut c_void> = vec![
            &cp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_apply_alpha",
            [1, 1, 1],
            [24, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(cp);
                b.push_ptr(ap);
                b.push_ptr(bp);
                b
            },
        )
    }
    pub fn hc_apply_alpha_batched(
        &mut self,
        c: &GpuTensor,
        alpha: &GpuTensor,
        base: &GpuTensor,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_apply_alpha_batched",
            kernels::HC_APPLY_ALPHA_BATCHED_SRC,
            "hc_apply_alpha_batched",
        )?;
        let cp = c.buf.as_ptr();
        let ap = alpha.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &cp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_apply_alpha_batched",
            [batch_size as u32, 1, 1],
            [24, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(cp);
                b.push_ptr(ap);
                b.push_ptr(bp);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn hc_compute_control(
        &mut self,
        deepseek4_gfx1151_route: bool,
        x_flat: &GpuTensor, // [x_dim] fp16
        w_fn: &GpuTensor,   // [n_ctrl, x_dim] fp16
        base: &GpuTensor,   // [n_ctrl] fp16
        c_out: &GpuTensor,  // [n_ctrl] fp32
        n_ctrl: i32,
        x_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let vec4 = self.arch == "gfx1151" && deepseek4_gfx1151_route;
        let (logical_name, symbol) = if vec4 {
            ("hc_compute_control_vec4", "hc_compute_control_vec4")
        } else {
            ("hc_compute_control", "hc_compute_control")
        };
        self.ensure_kernel(logical_name, kernels::HC_COMPUTE_CONTROL_SRC, symbol)?;
        let xp = x_flat.buf.as_ptr();
        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let cp = c_out.buf.as_ptr();
        let mut nc = n_ctrl;
        let mut xd = x_dim;
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            logical_name,
            [n_ctrl as u32, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xp);
                b.push_ptr(wp);
                b.push_ptr(bp);
                b.push_ptr(cp);
                b.push_i32(nc);
                b.push_i32(xd);
                b
            },
        )
    }

    #[allow(clippy::too_many_arguments)]
    pub fn hc_compute_control_vec4_finalize(
        &mut self,
        x_flat: &GpuTensor,
        w_fn: &GpuTensor,
        base: &GpuTensor,
        c_out: &GpuTensor,
        alpha: &GpuTensor,
        n_ctrl: i32,
        x_dim: i32,
        hc_eps: f32,
        post_scale: f32,
        sinkhorn_iters: i32,
        rsqrt_once: bool,
        prefer_t1024: bool,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // `HIPFIRE_HC_CTRL_T1024=1` selects the 1024-thread variant. See
        // `kernels::HC_COMPUTE_CONTROL_T1024_SRC` — same algorithm, wider
        // block, NOT bit-exact (the LDS partial tree widens 8 -> 32).
        let t1024 = prefer_t1024 || hipfire_config::developer_bool("HIPFIRE_HC_CTRL_T1024", false);
        let (logical_name, src, threads) = if t1024 {
            (
                "hc_compute_control_vec4_finalize_t1024",
                kernels::HC_COMPUTE_CONTROL_T1024_SRC,
                1024u32,
            )
        } else {
            (
                "hc_compute_control_vec4_finalize",
                kernels::HC_COMPUTE_CONTROL_SRC,
                256u32,
            )
        };
        self.ensure_kernel(logical_name, src, logical_name)?;
        let xp = x_flat.buf.as_ptr();
        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let cp = c_out.buf.as_ptr();
        let ap = alpha.buf.as_ptr();
        let mut nc = n_ctrl;
        let mut xd = x_dim;
        let mut eps = hc_eps;
        let mut ps = post_scale;
        let mut iters = sinkhorn_iters;
        let mut once = i32::from(rsqrt_once);
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut eps as *mut _ as *mut c_void,
            &mut ps as *mut _ as *mut c_void,
            &mut iters as *mut _ as *mut c_void,
            &mut once as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            logical_name,
            [n_ctrl as u32, 1, 1],
            [threads, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xp);
                b.push_ptr(wp);
                b.push_ptr(bp);
                b.push_ptr(cp);
                b.push_ptr(ap);
                b.push_i32(nc);
                b.push_i32(xd);
                b.push_f32(eps);
                b.push_f32(ps);
                b.push_i32(iters);
                b.push_i32(once);
                b
            },
        )
    }
    pub fn hc_compute_control_batched(
        &mut self,
        x_flat: &GpuTensor, // [batch, x_dim]
        w_fn: &GpuTensor,   // [n_ctrl, x_dim] fp16
        base: &GpuTensor,   // [n_ctrl] fp16
        c_out: &GpuTensor,  // [batch, n_ctrl] fp32
        n_ctrl: i32,
        x_dim: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_compute_control_batched",
            kernels::HC_COMPUTE_CONTROL_BATCHED_SRC,
            "hc_compute_control_batched",
        )?;
        let xp = x_flat.buf.as_ptr();
        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let cp = c_out.buf.as_ptr();
        let mut nc = n_ctrl;
        let mut xd = x_dim;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_compute_control_batched",
            [n_ctrl as u32, batch_size as u32, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xp);
                b.push_ptr(wp);
                b.push_ptr(bp);
                b.push_ptr(cp);
                b.push_i32(nc);
                b.push_i32(xd);
                b.push_i32(bs);
                b
            },
        )
    }

    /// Native gfx1201 HC control projection: one RMS reduction per token,
    /// followed by a 24-row F16×F32 WMMA GEMM with fused RMS/base epilogue.
    #[allow(clippy::too_many_arguments)]
    pub fn hc_compute_control_wmma_batched_gfx1201(
        &mut self,
        x_flat: &GpuTensor,
        w_fn: &GpuTensor,
        base: &GpuTensor,
        inv_rms: &GpuTensor,
        c_out: &GpuTensor,
        n_ctrl: i32,
        x_dim: i32,
        batch_size: i32,
        batch_tiles: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        debug_assert!(self.arch_caps.is_gfx1201());
        debug_assert_eq!(n_ctrl, 24);
        debug_assert_eq!(x_dim % 16, 0);
        self.ensure_kernel(
            "hc_inv_rms_batched_gfx1201",
            kernels::HC_INV_RMS_BATCHED_GFX1201_SRC,
            "hc_inv_rms_batched_gfx1201",
        )?;
        let (kernel, source) = match batch_tiles {
            1 => (
                "hc_compute_control_wmma_b1_gfx1201",
                kernels::HC_COMPUTE_CONTROL_WMMA_B1_GFX1201_SRC,
            ),
            2 => (
                "hc_compute_control_wmma_b2_gfx1201",
                kernels::HC_COMPUTE_CONTROL_WMMA_B2_GFX1201_SRC,
            ),
            4 => (
                "hc_compute_control_wmma_b4_gfx1201",
                kernels::HC_COMPUTE_CONTROL_WMMA_B4_GFX1201_SRC,
            ),
            _ => panic!("unsupported gfx1201 HC WMMA batch tile {batch_tiles}"),
        };
        self.ensure_kernel(kernel, source, kernel)?;

        let xp = x_flat.buf.as_ptr();
        let ip = inv_rms.buf.as_ptr();
        let mut xd = x_dim;
        let mut bs = batch_size;
        let mut norm_params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &ip as *const _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_inv_rms_batched_gfx1201",
            [batch_size as u32, 1, 1],
            [256, 1, 1],
            0,
            &mut norm_params,
            || {
                let mut blob = hip_bridge::KernargBlob::new();
                blob.push_ptr(xp);
                blob.push_ptr(ip);
                blob.push_i32(xd);
                blob.push_i32(bs);
                blob
            },
        )?;

        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let cp = c_out.buf.as_ptr();
        let mut nc = n_ctrl;
        let mut params: Vec<*mut c_void> = vec![
            &wp as *const _ as *mut c_void,
            &xp as *const _ as *mut c_void,
            &ip as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            kernel,
            [
                ((n_ctrl + 15) / 16) as u32,
                ((batch_size + (16 * batch_tiles) as i32 - 1) / (16 * batch_tiles) as i32) as u32,
                1,
            ],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut blob = hip_bridge::KernargBlob::new();
                blob.push_ptr(wp);
                blob.push_ptr(xp);
                blob.push_ptr(ip);
                blob.push_ptr(bp);
                blob.push_ptr(cp);
                blob.push_i32(nc);
                blob.push_i32(xd);
                blob.push_i32(bs);
                blob
            },
        )
    }

    /// Arithmetic-identical gfx1201 batched HC projection. One block owns all
    /// 24 control rows for one token, sharing X and its RMS reduction while
    /// retaining the established per-row F32 summation order.
    pub fn hc_compute_control_batched_fused24_gfx1201(
        &mut self,
        x_flat: &GpuTensor,
        w_fn: &GpuTensor,
        base: &GpuTensor,
        c_out: &GpuTensor,
        n_ctrl: i32,
        x_dim: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        debug_assert!(self.arch_caps.is_gfx1201());
        debug_assert_eq!(n_ctrl, 24);
        self.ensure_kernel(
            "hc_compute_control_batched_fused24_gfx1201",
            kernels::HC_COMPUTE_CONTROL_BATCHED_FUSED24_GFX1201_SRC,
            "hc_compute_control_batched_fused24_gfx1201",
        )?;
        let xp = x_flat.buf.as_ptr();
        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let cp = c_out.buf.as_ptr();
        let mut nc = n_ctrl;
        let mut xd = x_dim;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_compute_control_batched_fused24_gfx1201",
            [batch_size as u32, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut blob = hip_bridge::KernargBlob::new();
                blob.push_ptr(xp);
                blob.push_ptr(wp);
                blob.push_ptr(bp);
                blob.push_ptr(cp);
                blob.push_i32(nc);
                blob.push_i32(xd);
                blob.push_i32(bs);
                blob
            },
        )
    }
    pub fn hc_head_compute_pre(
        &mut self,
        x_flat: &GpuTensor,  // [hc_mult * hidden] F32
        w_fn: &GpuTensor,    // [hc_mult, hc_mult * hidden] F16
        base: &GpuTensor,    // [hc_mult] F16
        pre_out: &GpuTensor, // [hc_mult] F32
        hc_mult: i32,
        x_dim: i32,
        scale: f32, // hc_head_scale (scalar)
        norm_eps: f32,
        hc_eps: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_head_compute_pre",
            kernels::HC_HEAD_COMPUTE_PRE_SRC,
            "hc_head_compute_pre",
        )?;
        let xp = x_flat.buf.as_ptr();
        let wp = w_fn.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let pp = pre_out.buf.as_ptr();
        let mut hm = hc_mult;
        let mut xd = x_dim;
        let mut sv = scale;
        let mut ne = norm_eps;
        let mut he = hc_eps;
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut hm as *mut _ as *mut c_void,
            &mut xd as *mut _ as *mut c_void,
            &mut sv as *mut _ as *mut c_void,
            &mut ne as *mut _ as *mut c_void,
            &mut he as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_head_compute_pre",
            [hc_mult as u32, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xp);
                b.push_ptr(wp);
                b.push_ptr(bp);
                b.push_ptr(pp);
                b.push_i32(hm);
                b.push_i32(xd);
                b.push_f32(sv);
                b.push_f32(ne);
                b.push_f32(he);
                b
            },
        )
    }
    pub fn hc_input_map_4stream(
        &mut self,
        a_vec: &GpuTensor,
        streams: &GpuTensor,
        x_out: &GpuTensor,
        hidden: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_input_map_4stream",
            kernels::HC_INPUT_MAP_SRC,
            "hc_input_map_4stream",
        )?;
        let ap = a_vec.buf.as_ptr();
        let sp = streams.buf.as_ptr();
        let op = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut params: Vec<*mut c_void> = vec![
            &ap as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_input_map_4stream",
            [((hidden + 255) / 256) as u32, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(ap);
                b.push_ptr(sp);
                b.push_ptr(op);
                b.push_i32(h);
                b
            },
        )
    }
    pub fn hc_input_map_4stream_batched(
        &mut self,
        a_vec: &GpuTensor,   // [batch, HC_MULT]
        streams: &GpuTensor, // [batch, HC_MULT, hidden]
        x_out: &GpuTensor,   // [batch, hidden]
        hidden: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_input_map_4stream_batched",
            kernels::HC_INPUT_MAP_BATCHED_SRC,
            "hc_input_map_4stream_batched",
        )?;
        let ap = a_vec.buf.as_ptr();
        let sp = streams.buf.as_ptr();
        let op = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &ap as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_input_map_4stream_batched",
            [((hidden + 255) / 256) as u32, batch_size as u32, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(ap);
                b.push_ptr(sp);
                b.push_ptr(op);
                b.push_i32(h);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn hc_mix_4stream(
        &mut self,
        x_in: &GpuTensor,          // [4, hidden] fp16
        a_matrix: &GpuTensor,      // [4, 4] fp32 (post-Sinkhorn)
        scale: &GpuTensor,         // [4] fp32
        transform_out: &GpuTensor, // [hidden] fp16
        x_out: &GpuTensor,         // [4, hidden] fp16
        hidden: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_mix_4stream",
            kernels::HC_MIX_4STREAM_SRC,
            "hc_mix_4stream",
        )?;
        let xi = x_in.buf.as_ptr();
        let am = a_matrix.buf.as_ptr();
        let sc = scale.buf.as_ptr();
        let to = transform_out.buf.as_ptr();
        let xo = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut params: Vec<*mut c_void> = vec![
            &xi as *const _ as *mut c_void,
            &am as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &to as *const _ as *mut c_void,
            &xo as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_mix_4stream",
            [((hidden + 255) / 256) as u32, 4, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xi);
                b.push_ptr(am);
                b.push_ptr(sc);
                b.push_ptr(to);
                b.push_ptr(xo);
                b.push_i32(h);
                b
            },
        )
    }

    /// gfx1201 TP3 Hyper-Connection mix that consumes three peer-visible
    /// rank-local transform outputs in fixed rank order.
    pub fn hc_mix_4stream_peer3_gfx1201(
        &mut self,
        x_in: &GpuTensor,
        a_matrix: &GpuTensor,
        scale: &GpuTensor,
        transforms: [&GpuTensor; 3],
        x_out: &GpuTensor,
        hidden: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "hc_mix_4stream_peer3_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        let hidden_usize = hidden as usize;
        if transforms
            .iter()
            .any(|transform| transform.numel() != hidden_usize)
        {
            return Err(hip_bridge::HipError::new(
                0,
                "hc_mix_4stream_peer3_gfx1201: transform shape mismatch",
            ));
        }
        self.ensure_kernel(
            "hc_mix_4stream_peer3_gfx1201",
            kernels::HC_MIX_4STREAM_PEER4_GFX1201_SRC,
            "hc_mix_4stream_peer3_gfx1201",
        )?;

        let xi = x_in.buf.as_ptr();
        let am = a_matrix.buf.as_ptr();
        let sc = scale.buf.as_ptr();
        let t0 = transforms[0].buf.as_ptr();
        let t1 = transforms[1].buf.as_ptr();
        let t2 = transforms[2].buf.as_ptr();
        let xo = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut params: Vec<*mut c_void> = vec![
            &xi as *const _ as *mut c_void,
            &am as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &t0 as *const _ as *mut c_void,
            &t1 as *const _ as *mut c_void,
            &t2 as *const _ as *mut c_void,
            &xo as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_mix_4stream_peer3_gfx1201",
            [((hidden + 255) / 256) as u32, 4, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xi);
                b.push_ptr(am);
                b.push_ptr(sc);
                b.push_ptr(t0);
                b.push_ptr(t1);
                b.push_ptr(t2);
                b.push_ptr(xo);
                b.push_i32(h);
                b
            },
        )
    }

    /// gfx1201 TP4 Hyper-Connection mix that consumes four peer-visible
    /// rank-local transform outputs in fixed rank order.
    ///
    /// The caller must enable all-to-all peer access and order this launch
    /// after all four producer streams. This exact-gated primitive is not a
    /// generic collective; it exists to remove DS4's per-block RCCL
    /// materialization and subsequent HC launch boundary.
    pub fn hc_mix_4stream_peer4_gfx1201(
        &mut self,
        x_in: &GpuTensor,
        a_matrix: &GpuTensor,
        scale: &GpuTensor,
        transforms: [&GpuTensor; 4],
        x_out: &GpuTensor,
        hidden: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "hc_mix_4stream_peer4_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        let hidden_usize = hidden as usize;
        if transforms
            .iter()
            .any(|transform| transform.numel() != hidden_usize)
        {
            return Err(hip_bridge::HipError::new(
                0,
                "hc_mix_4stream_peer4_gfx1201: transform shape mismatch",
            ));
        }
        self.ensure_kernel(
            "hc_mix_4stream_peer4_gfx1201",
            kernels::HC_MIX_4STREAM_PEER4_GFX1201_SRC,
            "hc_mix_4stream_peer4_gfx1201",
        )?;

        let xi = x_in.buf.as_ptr();
        let am = a_matrix.buf.as_ptr();
        let sc = scale.buf.as_ptr();
        let t0 = transforms[0].buf.as_ptr();
        let t1 = transforms[1].buf.as_ptr();
        let t2 = transforms[2].buf.as_ptr();
        let t3 = transforms[3].buf.as_ptr();
        let xo = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut params: Vec<*mut c_void> = vec![
            &xi as *const _ as *mut c_void,
            &am as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &t0 as *const _ as *mut c_void,
            &t1 as *const _ as *mut c_void,
            &t2 as *const _ as *mut c_void,
            &t3 as *const _ as *mut c_void,
            &xo as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_mix_4stream_peer4_gfx1201",
            [((hidden + 255) / 256) as u32, 4, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xi);
                b.push_ptr(am);
                b.push_ptr(sc);
                b.push_ptr(t0);
                b.push_ptr(t1);
                b.push_ptr(t2);
                b.push_ptr(t3);
                b.push_ptr(xo);
                b.push_i32(h);
                b
            },
        )
    }

    /// Publish one TP graph barrier epoch with system-scope release semantics.
    pub fn tp_graph_signal_store_gfx1201(
        &mut self,
        signal: &DeviceBuffer,
        epoch: u32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "tp_graph_signal_store_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        self.ensure_kernel(
            "tp_graph_signal_store_gfx1201",
            kernels::TP_GRAPH_SIGNAL_GFX1201_SRC,
            "tp_graph_signal_store_gfx1201",
        )?;

        let ptr = signal.as_ptr();
        let mut epoch_arg = epoch;
        let mut params: Vec<*mut c_void> = vec![
            &ptr as *const _ as *mut c_void,
            &mut epoch_arg as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "tp_graph_signal_store_gfx1201",
            [1, 1, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(ptr);
                b.push_u32(epoch);
                b
            },
        )
    }

    /// Wait for the other two TP3 ranks with system-scope acquire semantics.
    pub fn tp_graph_signal_wait2_gfx1201(
        &mut self,
        signals: [&DeviceBuffer; 2],
        epoch: u32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "tp_graph_signal_wait2_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        self.ensure_kernel(
            "tp_graph_signal_wait2_gfx1201",
            kernels::TP_GRAPH_SIGNAL_GFX1201_SRC,
            "tp_graph_signal_wait2_gfx1201",
        )?;

        let signal0 = signals[0].as_ptr();
        let signal1 = signals[1].as_ptr();
        let mut epoch_arg = epoch;
        let mut params: Vec<*mut c_void> = vec![
            &signal0 as *const _ as *mut c_void,
            &signal1 as *const _ as *mut c_void,
            &mut epoch_arg as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "tp_graph_signal_wait2_gfx1201",
            [1, 1, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(signal0);
                b.push_ptr(signal1);
                b.push_u32(epoch);
                b
            },
        )
    }

    /// Wait for the other three TP4 ranks with system-scope acquire semantics.
    pub fn tp_graph_signal_wait3_gfx1201(
        &mut self,
        signals: [&DeviceBuffer; 3],
        epoch: u32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "tp_graph_signal_wait3_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        self.ensure_kernel(
            "tp_graph_signal_wait3_gfx1201",
            kernels::TP_GRAPH_SIGNAL_GFX1201_SRC,
            "tp_graph_signal_wait3_gfx1201",
        )?;

        let signal0 = signals[0].as_ptr();
        let signal1 = signals[1].as_ptr();
        let signal2 = signals[2].as_ptr();
        let mut epoch_arg = epoch;
        let mut params: Vec<*mut c_void> = vec![
            &signal0 as *const _ as *mut c_void,
            &signal1 as *const _ as *mut c_void,
            &signal2 as *const _ as *mut c_void,
            &mut epoch_arg as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "tp_graph_signal_wait3_gfx1201",
            [1, 1, 1],
            [64, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(signal0);
                b.push_ptr(signal1);
                b.push_ptr(signal2);
                b.push_u32(epoch);
                b
            },
        )
    }

    pub fn hc_mix_4stream_batched(
        &mut self,
        x_in: &GpuTensor,          // [batch, 4, hidden]
        a_matrix: &GpuTensor,      // [batch, 4, 4]
        scale: &GpuTensor,         // [batch, 4]
        transform_out: &GpuTensor, // [batch, hidden]
        x_out: &GpuTensor,         // [batch, 4, hidden]
        hidden: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_mix_4stream_batched",
            kernels::HC_MIX_4STREAM_BATCHED_SRC,
            "hc_mix_4stream_batched",
        )?;
        let xi = x_in.buf.as_ptr();
        let am = a_matrix.buf.as_ptr();
        let sc = scale.buf.as_ptr();
        let to = transform_out.buf.as_ptr();
        let xo = x_out.buf.as_ptr();
        let mut h = hidden;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &xi as *const _ as *mut c_void,
            &am as *const _ as *mut c_void,
            &sc as *const _ as *mut c_void,
            &to as *const _ as *mut c_void,
            &xo as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_mix_4stream_batched",
            [((hidden + 255) / 256) as u32, 4, batch_size as u32],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(xi);
                b.push_ptr(am);
                b.push_ptr(sc);
                b.push_ptr(to);
                b.push_ptr(xo);
                b.push_i32(h);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn hc_pre_post_sigmoid_scale_f32(
        &mut self,
        hc_c: &GpuTensor,
        hc_eps: f32,
        post_scale: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_pre_post_sigmoid_scale_f32",
            kernels::HC_PRE_POST_SIGMOID_SCALE_SRC,
            "hc_pre_post_sigmoid_scale_f32",
        )?;
        let xp = hc_c.buf.as_ptr();
        let mut eps = hc_eps;
        let mut ps = post_scale;
        let mut params: Vec<*mut c_void> = vec![
            &xp as *const _ as *mut c_void,
            &mut eps as *mut _ as *mut c_void,
            &mut ps as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(xp);
            b.push_f32(eps);
            b.push_f32(ps);
            b
        };
        self.launch_maybe_blob(
            "hc_pre_post_sigmoid_scale_f32",
            [1, 1, 1],
            [8, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }

    pub fn hc_finalize_control(
        &mut self,
        c: &GpuTensor,
        alpha: &GpuTensor,
        base: &GpuTensor,
        hc_eps: f32,
        post_scale: f32,
        sinkhorn_iters: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_finalize_control",
            kernels::HC_FINALIZE_CONTROL_SRC,
            "hc_finalize_control",
        )?;
        let cp = c.buf.as_ptr();
        let ap = alpha.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let mut eps = hc_eps;
        let mut ps = post_scale;
        let mut iters = sinkhorn_iters;
        let mut params: Vec<*mut c_void> = vec![
            &cp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &mut eps as *mut _ as *mut c_void,
            &mut ps as *mut _ as *mut c_void,
            &mut iters as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_finalize_control",
            [1, 1, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(cp);
                b.push_ptr(ap);
                b.push_ptr(bp);
                b.push_f32(eps);
                b.push_f32(ps);
                b.push_i32(iters);
                b
            },
        )
    }

    pub fn hc_finalize_input_map(
        &mut self,
        c: &GpuTensor,
        alpha: &GpuTensor,
        base: &GpuTensor,
        streams: &GpuTensor,
        x_out: &GpuTensor,
        hidden: i32,
        hc_eps: f32,
        post_scale: f32,
        sinkhorn_iters: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_finalize_input_map",
            kernels::HC_FINALIZE_INPUT_MAP_SRC,
            "hc_finalize_input_map",
        )?;
        let cp = c.buf.as_ptr();
        let ap = alpha.buf.as_ptr();
        let bp = base.buf.as_ptr();
        let sp = streams.buf.as_ptr();
        let op = x_out.buf.as_ptr();
        let mut hidden_value = hidden;
        let mut eps = hc_eps;
        let mut post = post_scale;
        let mut iterations = sinkhorn_iters;
        let mut params: Vec<*mut c_void> = vec![
            &cp as *const _ as *mut c_void,
            &ap as *const _ as *mut c_void,
            &bp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut hidden_value as *mut _ as *mut c_void,
            &mut eps as *mut _ as *mut c_void,
            &mut post as *mut _ as *mut c_void,
            &mut iterations as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_finalize_input_map",
            [1, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut blob = hip_bridge::KernargBlob::new();
                blob.push_ptr(cp);
                blob.push_ptr(ap);
                blob.push_ptr(bp);
                blob.push_ptr(sp);
                blob.push_ptr(op);
                blob.push_i32(hidden_value);
                blob.push_f32(eps);
                blob.push_f32(post);
                blob.push_i32(iterations);
                blob
            },
        )
    }

    pub fn hc_sinkhorn_4x4(&mut self, matrix: &GpuTensor, eps: f32, iters: i32) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(matrix.numel(), 16, "hc_sinkhorn_4x4 expects a 4x4 matrix");
        self.ensure_kernel(
            "hc_sinkhorn_4x4",
            kernels::HC_SINKHORN_4X4_SRC,
            "hc_sinkhorn_4x4",
        )?;
        let m_ptr = matrix.buf.as_ptr();
        let mut eps_v = eps;
        let mut iters_v = iters;
        let mut params: Vec<*mut c_void> = vec![
            &m_ptr as *const _ as *mut c_void,
            &mut eps_v as *mut _ as *mut c_void,
            &mut iters_v as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_sinkhorn_4x4",
            [1, 1, 1],
            [32, 1, 1], // single-warp variant: 16 active lanes for the 4x4 matrix
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(m_ptr);
                b.push_f32(eps_v);
                b.push_i32(iters_v);
                b
            },
        )
    }
    pub fn hc_sinkhorn_4x4_batched(
        &mut self,
        matrix: &GpuTensor,
        eps: f32,
        iters: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_sinkhorn_4x4_batched",
            kernels::HC_SINKHORN_4X4_BATCHED_SRC,
            "hc_sinkhorn_4x4_batched",
        )?;
        let m_ptr = matrix.buf.as_ptr();
        let mut eps_v = eps;
        let mut iters_v = iters;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &m_ptr as *const _ as *mut c_void,
            &mut eps_v as *mut _ as *mut c_void,
            &mut iters_v as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_sinkhorn_4x4_batched",
            [batch_size as u32, 1, 1],
            [32, 1, 1], // single-warp variant: 16 active lanes per batch row
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(m_ptr);
                b.push_f32(eps_v);
                b.push_i32(iters_v);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn hc_split_finalize_batched(
        &mut self,
        c: &GpuTensor,    // [B, 24]
        pre: &GpuTensor,  // [B, 4]
        post: &GpuTensor, // [B, 4]
        comb: &GpuTensor, // [B, 16]
        post_scale: f32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_split_finalize_batched",
            kernels::HC_SPLIT_FINALIZE_BATCHED_SRC,
            "hc_split_finalize_batched",
        )?;
        let cp = c.buf.as_ptr();
        let prp = pre.buf.as_ptr();
        let pop = post.buf.as_ptr();
        let cop = comb.buf.as_ptr();
        let mut ps = post_scale;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &cp as *const _ as *mut c_void,
            &prp as *const _ as *mut c_void,
            &pop as *const _ as *mut c_void,
            &cop as *const _ as *mut c_void,
            &mut ps as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_split_finalize_batched",
            [batch_size as u32, 1, 1],
            [24, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(cp);
                b.push_ptr(prp);
                b.push_ptr(pop);
                b.push_ptr(cop);
                b.push_f32(ps);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn hc_streams_init_from_embed_batched(
        &mut self,
        embed: &GpuTensor,
        streams: &GpuTensor,
        hidden: i32,
        hc_mult: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "hc_streams_init_from_embed_batched",
            kernels::HC_STREAMS_INIT_FROM_EMBED_BATCHED_SRC,
            "hc_streams_init_from_embed_batched",
        )?;
        let ep = embed.buf.as_ptr();
        let sp = streams.buf.as_ptr();
        let mut h = hidden;
        let mut hm = hc_mult;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &ep as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut hm as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "hc_streams_init_from_embed_batched",
            [((hidden + 255) / 256) as u32, batch_size as u32, 1],
            [256, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(ep);
                b.push_ptr(sp);
                b.push_i32(h);
                b.push_i32(hm);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn indexer_compressed_k_score(
        &mut self,
        q_idx: &GpuTensor,       // [H, D] fp16
        k_idx_cache: &GpuTensor, // [H, D, N] fp16
        scores: &GpuTensor,      // [H, N] fp32
        n_idx_heads: i32,
        idx_head_dim: i32,
        n_compressed: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_compressed_k_score",
            kernels::INDEXER_COMPRESSED_K_SCORE_SRC,
            "indexer_compressed_k_score",
        )?;
        let func = &self.functions["indexer_compressed_k_score"];
        let qp = q_idx.buf.as_ptr();
        let kp = k_idx_cache.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut d = idx_head_dim;
        let mut nc = n_compressed;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut d as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
        ];
        // grid.x = heads, grid.y = ceil(N / TILE_POSITIONS=8)
        let grid_y = ((n_compressed + 7) / 8).max(1) as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_idx_heads as u32, grid_y, 1],
                [64, 1, 1], // THREADS_PER_BLOCK
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn indexer_kv_gather(
        &mut self,
        k_main_cache: &GpuTensor,
        v_main_cache: &GpuTensor,
        unique_indices: &GpuTensor,
        k_gathered: &GpuTensor,
        v_gathered: &GpuTensor,
        n_kv_heads: i32,
        head_dim: i32,
        max_seq: i32,
        n_unique: i32,
        compress_ratio: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_kv_gather",
            kernels::INDEXER_KV_GATHER_SRC,
            "indexer_kv_gather",
        )?;
        let func = &self.functions["indexer_kv_gather"];
        let kc = k_main_cache.buf.as_ptr();
        let vc = v_main_cache.buf.as_ptr();
        let ui = unique_indices.buf.as_ptr();
        let kg = k_gathered.buf.as_ptr();
        let vg = v_gathered.buf.as_ptr();
        let mut nh = n_kv_heads;
        let mut hd = head_dim;
        let mut ms = max_seq;
        let mut nu = n_unique;
        let mut cr = compress_ratio;
        let mut params: Vec<*mut c_void> = vec![
            &kc as *const _ as *mut c_void,
            &vc as *const _ as *mut c_void,
            &ui as *const _ as *mut c_void,
            &kg as *const _ as *mut c_void,
            &vg as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut nu as *mut _ as *mut c_void,
            &mut cr as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_unique as u32, n_kv_heads as u32, 1],
                [64, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn indexer_relu_score_batched_f32(
        &mut self,
        q: &GpuTensor,           // [B, H, D]
        k_cache: &GpuTensor,     // [N_max, D] shared
        weights: &GpuTensor,     // [B, H]
        n_per_batch: &GpuTensor, // [B] i32
        scores: &GpuTensor,      // [B, N_max] output
        n_idx_heads: i32,        // H
        idx_head_dim: i32,       // D
        n_max: i32,              // N_max (cache slots considered)
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_relu_score_batched",
            kernels::INDEXER_RELU_SCORE_BATCHED_SRC,
            "indexer_relu_score_batched_f32",
        )?;
        let func = &self.functions["indexer_relu_score_batched_f32"];
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut d = idx_head_dim;
        let mut nc = n_max;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut d as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_max as u32, batch_size as u32, 1],
                [n_idx_heads as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn indexer_relu_score_wmma_batched_f32(
        &mut self,
        q: &GpuTensor,           // [B, H, D]
        k_cache: &GpuTensor,     // [N_max, D] shared
        weights: &GpuTensor,     // [B, H]
        n_per_batch: &GpuTensor, // [B] i32
        scores: &GpuTensor,      // [B, N_max] output
        n_idx_heads: i32,
        idx_head_dim: i32,
        n_max: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            n_idx_heads, 64,
            "indexer_relu_score_wmma: requires H=64 (got {n_idx_heads})"
        );
        assert_eq!(
            idx_head_dim, 128,
            "indexer_relu_score_wmma: requires idx_head_dim=128 (got {idx_head_dim})"
        );
        let (kernel_name, kernel_src, symbol) = if self.arch_caps.has_wmma_w32_gfx12() {
            (
                "indexer_relu_score_wmma_batched_gfx12",
                kernels::INDEXER_RELU_SCORE_WMMA_BATCHED_GFX12_SRC,
                "indexer_relu_score_wmma_batched_f32_gfx12",
            )
        } else {
            (
                "indexer_relu_score_wmma_batched",
                kernels::INDEXER_RELU_SCORE_WMMA_BATCHED_SRC,
                "indexer_relu_score_wmma_batched_f32",
            )
        };
        self.ensure_kernel(kernel_name, kernel_src, symbol)?;
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut d = idx_head_dim;
        let mut nc = n_max;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut d as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let grid_n = (n_max as u32 + 15) / 16;
        self.launch_maybe_blob(
            symbol,
            [batch_size as u32, grid_n, 1],
            [128, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(wp);
                b.push_ptr(np);
                b.push_ptr(sp);
                b.push_i32(h);
                b.push_i32(d);
                b.push_i32(nc);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn indexer_relu_score_wmma_batched_sharded_gfx1201(
        &mut self,
        q: &GpuTensor,
        cache_ptrs: &[usize; 4],
        weights: &GpuTensor,
        n_per_batch: &GpuTensor,
        scores: &GpuTensor,
        n_idx_heads: i32,
        idx_head_dim: i32,
        n_max: i32,
        batch_size: i32,
        world: i32,
        block_rows: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.is_gfx1201());
        assert_eq!(n_idx_heads, 64);
        assert_eq!(idx_head_dim, 128);
        assert!(matches!(world, 3 | 4));
        let symbol = "indexer_relu_score_wmma_batched_sharded_gfx1201";
        self.ensure_kernel(
            symbol,
            kernels::INDEXER_RELU_SCORE_WMMA_BATCHED_SHARDED_GFX1201_SRC,
            symbol,
        )?;
        let qp = q.buf.as_ptr();
        let cp0 = cache_ptrs[0] as *mut c_void;
        let cp1 = cache_ptrs[1] as *mut c_void;
        let cp2 = cache_ptrs[2] as *mut c_void;
        let cp3 = cache_ptrs[3] as *mut c_void;
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut d = idx_head_dim;
        let mut nc = n_max;
        let mut bs = batch_size;
        let mut ranks = world;
        let mut block = block_rows;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &cp0 as *const _ as *mut c_void,
            &cp1 as *const _ as *mut c_void,
            &cp2 as *const _ as *mut c_void,
            &cp3 as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut d as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
            &mut ranks as *mut _ as *mut c_void,
            &mut block as *mut _ as *mut c_void,
        ];
        let grid_n = (n_max as u32 + 15) / 16;
        self.launch_maybe_blob(
            symbol,
            [batch_size as u32, grid_n, 1],
            [128, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(cp0);
                b.push_ptr(cp1);
                b.push_ptr(cp2);
                b.push_ptr(cp3);
                b.push_ptr(wp);
                b.push_ptr(np);
                b.push_ptr(sp);
                b.push_i32(h);
                b.push_i32(d);
                b.push_i32(nc);
                b.push_i32(bs);
                b.push_i32(ranks);
                b.push_i32(block);
                b
            },
        )
    }
    pub fn indexer_relu_score_wmma_batched_klds_gfx1151(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        weights: &GpuTensor,
        n_per_batch: &GpuTensor,
        scores: &GpuTensor,
        n_idx_heads: i32,
        idx_head_dim: i32,
        n_max: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert_eq!(
            self.arch, "gfx1151",
            "indexer_relu_score_wmma_batched_klds is gfx1151-only"
        );
        assert_eq!(
            n_idx_heads, 64,
            "indexer_relu_score_wmma_batched_klds: requires H=64 (got {n_idx_heads})"
        );
        assert_eq!(
            idx_head_dim, 128,
            "indexer_relu_score_wmma_batched_klds: requires D=128 (got {idx_head_dim})"
        );
        self.ensure_kernel(
            "indexer_relu_score_wmma_batched_klds_gfx1151",
            kernels::INDEXER_RELU_SCORE_WMMA_BATCHED_KLDS_GFX1151_SRC,
            "indexer_relu_score_wmma_batched_klds_gfx1151",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut d = idx_head_dim;
        let mut nc = n_max;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut d as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let grid_n = (n_max as u32 + 15) / 16;
        self.launch_maybe_blob(
            "indexer_relu_score_wmma_batched_klds_gfx1151",
            [batch_size as u32, grid_n, 1],
            [128, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(wp);
                b.push_ptr(np);
                b.push_ptr(sp);
                b.push_i32(h);
                b.push_i32(d);
                b.push_i32(nc);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn indexer_relu_score_f32_buf(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        weights: &GpuTensor,
        scores: &GpuTensor,
        n_buf: &GpuTensor,
        max_n: i32,
        h: i32,
        d: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_relu_score_f32_buf",
            kernels::INDEXER_RELU_SCORE_BUF_SRC,
            "indexer_relu_score_f32_buf",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let wp = weights.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let nbp = n_buf.buf.as_ptr();
        let mut hi = h;
        let mut di = d;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nbp as *const _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut di as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(qp);
            b.push_ptr(kp);
            b.push_ptr(wp);
            b.push_ptr(sp);
            b.push_ptr(nbp);
            b.push_i32(hi);
            b.push_i32(di);
            b
        };
        self.launch_maybe_blob(
            "indexer_relu_score_f32_buf",
            [max_n as u32, 1, 1],
            [h as u32, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn indexer_relu_score_f32_buf_sharded_gfx1201(
        &mut self,
        q: &GpuTensor,
        cache_ptrs: &[usize; 4],
        weights: &GpuTensor,
        scores: &GpuTensor,
        n_buf: &GpuTensor,
        max_n: i32,
        h: i32,
        d: i32,
        world: i32,
        block_rows: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        assert!(self.arch_caps.is_gfx1201());
        assert!(matches!(world, 3 | 4));
        let symbol = "indexer_relu_score_f32_buf_sharded_gfx1201";
        self.ensure_kernel(
            symbol,
            kernels::INDEXER_RELU_SCORE_BUF_SHARDED_GFX1201_SRC,
            symbol,
        )?;
        let qp = q.buf.as_ptr();
        let cp0 = cache_ptrs[0] as *mut c_void;
        let cp1 = cache_ptrs[1] as *mut c_void;
        let cp2 = cache_ptrs[2] as *mut c_void;
        let cp3 = cache_ptrs[3] as *mut c_void;
        let wp = weights.buf.as_ptr();
        let sp = scores.buf.as_ptr();
        let nbp = n_buf.buf.as_ptr();
        let mut hi = h;
        let mut di = d;
        let mut ranks = world;
        let mut block = block_rows;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &cp0 as *const _ as *mut c_void,
            &cp1 as *const _ as *mut c_void,
            &cp2 as *const _ as *mut c_void,
            &cp3 as *const _ as *mut c_void,
            &wp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nbp as *const _ as *mut c_void,
            &mut hi as *mut _ as *mut c_void,
            &mut di as *mut _ as *mut c_void,
            &mut ranks as *mut _ as *mut c_void,
            &mut block as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            symbol,
            [max_n as u32, 1, 1],
            [h as u32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(cp0);
                b.push_ptr(cp1);
                b.push_ptr(cp2);
                b.push_ptr(cp3);
                b.push_ptr(wp);
                b.push_ptr(sp);
                b.push_ptr(nbp);
                b.push_i32(hi);
                b.push_i32(di);
                b.push_i32(ranks);
                b.push_i32(block);
                b
            },
        )
    }
    pub fn indexer_top_k(
        &mut self,
        scores: &GpuTensor,      // [H, N] fp32
        top_indices: &GpuTensor, // [H, K] i32
        n_idx_heads: i32,
        n_compressed: i32,
        k: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel("indexer_top_k", kernels::INDEXER_TOP_K_SRC, "indexer_top_k")?;
        let func = &self.functions["indexer_top_k"];
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut nc = n_compressed;
        let mut kk = k;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut kk as *mut _ as *mut c_void,
        ];
        // shared mem = n_compressed bytes for the `taken` flag array.
        let smem = n_compressed as u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_idx_heads as u32, 1, 1],
                [1, 1, 1], // stub single-thread per head
                smem,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn indexer_top_k_batched(
        &mut self,
        scores: &GpuTensor,      // [B, H, N_stride] fp32
        top_indices: &GpuTensor, // [B, H, K_stride] i32
        n_idx_heads: i32,
        n_stride: i32, // score storage row stride
        n_iter: i32,   // actual iteration bound (≤ n_stride)
        k_stride: i32, // top_indices storage row stride
        k_fill: i32,   // ranks to fill (rest get -1)
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_top_k_batched",
            kernels::INDEXER_TOP_K_BATCHED_SRC,
            "indexer_top_k_batched",
        )?;
        let func = &self.functions["indexer_top_k_batched"];
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut ns = n_stride;
        let mut ni = n_iter;
        let mut ks = k_stride;
        let mut kf = k_fill;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut ns as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut ks as *mut _ as *mut c_void,
            &mut kf as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        // Both paths are block-parallel now: the fast path identity-writes
        // k_stride slots across threads; the slow path runs a parallel
        // threshold top-K (block min/max + binary search + compact) over
        // all 256 threads, using only static LDS — so no dynamic smem.
        let smem = 0u32;
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_idx_heads as u32, batch_size as u32, 1],
                [256, 1, 1],
                smem,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    /// gfx1151-only exact bounded twin of `indexer_top_k_batched`.
    ///
    /// Kept as a separate symbol/method so the portable rank-count remains an
    /// in-process raw-parity reference and so no gfx1100/gfx12 route changes.
    pub fn indexer_top_k_batched_bounded_gfx1151(
        &mut self,
        scores: &GpuTensor,
        top_indices: &GpuTensor,
        n_idx_heads: i32,
        n_stride: i32,
        n_iter: i32,
        k_stride: i32,
        k_fill: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        debug_assert_eq!(self.arch, "gfx1151");
        self.bind_thread()?;
        const MODULE: &str = "indexer_top_k_batched_bounded_gfx1151";
        const SYMBOL: &str = "indexer_top_k_batched_bounded_gfx1151";
        self.ensure_kernel(
            MODULE,
            kernels::INDEXER_TOP_K_BATCHED_BOUNDED_GFX1151_SRC,
            SYMBOL,
        )?;
        let func = &self.functions[SYMBOL];
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut ns = n_stride;
        let mut ni = n_iter;
        let mut ks = k_stride;
        let mut kf = k_fill;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut ns as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut ks as *mut _ as *mut c_void,
            &mut kf as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_idx_heads as u32, batch_size as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    /// gfx1201-only exact bounded twin of `indexer_top_k_batched`.
    ///
    /// This method deliberately owns a distinct source/module/symbol from the
    /// gfx1151 implementation so the RDNA4 admission cannot change gfx11.
    pub fn indexer_top_k_batched_bounded_gfx1201(
        &mut self,
        scores: &GpuTensor,
        top_indices: &GpuTensor,
        n_idx_heads: i32,
        n_stride: i32,
        n_iter: i32,
        k_stride: i32,
        k_fill: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        debug_assert_eq!(self.arch, "gfx1201");
        self.bind_thread()?;
        const MODULE: &str = "indexer_top_k_batched_bounded_gfx1201";
        const SYMBOL: &str = "indexer_top_k_batched_bounded_gfx1201";
        self.ensure_kernel(
            MODULE,
            kernels::INDEXER_TOP_K_BATCHED_BOUNDED_GFX1201_SRC,
            SYMBOL,
        )?;
        let func = &self.functions[SYMBOL];
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut ns = n_stride;
        let mut ni = n_iter;
        let mut ks = k_stride;
        let mut kf = k_fill;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut ns as *mut _ as *mut c_void,
            &mut ni as *mut _ as *mut c_void,
            &mut ks as *mut _ as *mut c_void,
            &mut kf as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_idx_heads as u32, batch_size as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn indexer_top_k_batched_buf(
        &mut self,
        scores: &GpuTensor,
        top_indices: &GpuTensor,
        n_per_batch: &GpuTensor,
        n_idx_heads: i32,
        n_stride: i32,
        k_stride: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "indexer_top_k_batched_buf",
            kernels::INDEXER_TOP_K_BATCHED_SRC,
            "indexer_top_k_batched_buf",
        )?;
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let np = n_per_batch.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut ns = n_stride;
        let mut ks = k_stride;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &np as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut ns as *mut _ as *mut c_void,
            &mut ks as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(sp);
            b.push_ptr(ti);
            b.push_ptr(np);
            b.push_i32(n_idx_heads);
            b.push_i32(n_stride);
            b.push_i32(k_stride);
            b.push_i32(batch_size);
            b
        };
        self.launch_maybe_blob(
            "indexer_top_k_batched_buf",
            [n_idx_heads as u32, batch_size as u32, 1],
            [256, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn indexer_top_k_buf(
        &mut self,
        deepseek4_fast_route: bool,
        scores: &GpuTensor,
        top_indices: &GpuTensor,
        n_compressed_buf: &GpuTensor,
        k_buf: &GpuTensor,
        n_idx_heads: i32,
        max_n_compressed: i32,
        max_k: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let force_serial =
            hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_INDEXER_TOPK_SERIAL", false);
        let force_bounded =
            hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_INDEXER_TOPK_BOUNDED", false);
        let force_block1024 =
            hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_INDEXER_TOPK_BLOCK1024", false);
        let force_unrolled =
            hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_INDEXER_TOPK_UNROLLED", false);
        // gfx1151 keeps its certified route selection. gfx1201 reuses the
        // wave-size-independent bounded source, compiled into its own exact
        // device code object after the raw-i32 parity channel passed.
        let gfx1151_parallel = self.arch == "gfx1151" && deepseek4_fast_route && !force_serial;
        let gfx1201_bounded = self.arch == "gfx1201" && deepseek4_fast_route && !force_serial;
        let (logical_name, source, symbol, block, smem) = if gfx1151_parallel {
            if force_unrolled {
                (
                    "indexer_top_k_buf_unrolled",
                    kernels::INDEXER_TOP_K_BUF_UNROLLED_GFX1151_SRC,
                    "indexer_top_k_buf_parallel",
                    [if force_block1024 { 1024 } else { 256 }, 1, 1],
                    0,
                )
            } else if force_bounded {
                (
                    "indexer_top_k_buf_bounded",
                    kernels::INDEXER_TOP_K_BUF_BOUNDED_GFX1151_SRC,
                    "indexer_top_k_buf_parallel",
                    [if force_block1024 { 1024 } else { 256 }, 1, 1],
                    0,
                )
            } else {
                (
                    "indexer_top_k_buf_parallel",
                    kernels::INDEXER_TOP_K_BUF_PARALLEL_GFX1151_SRC,
                    "indexer_top_k_buf_parallel",
                    [256, 1, 1],
                    0,
                )
            }
        } else if gfx1201_bounded {
            (
                "indexer_top_k_buf_bounded_gfx1201",
                kernels::INDEXER_TOP_K_BUF_BOUNDED_GFX1151_SRC,
                "indexer_top_k_buf_parallel",
                [256, 1, 1],
                0,
            )
        } else {
            (
                "indexer_top_k_buf",
                kernels::INDEXER_TOP_K_BUF_SRC,
                "indexer_top_k_buf",
                [128, 1, 1],
                max_n_compressed as u32,
            )
        };
        self.ensure_kernel(logical_name, source, symbol)?;
        let sp = scores.buf.as_ptr();
        let ti = top_indices.buf.as_ptr();
        let nbp = n_compressed_buf.buf.as_ptr();
        let kbp = k_buf.buf.as_ptr();
        let mut h = n_idx_heads;
        let mut mk = max_k;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &ti as *const _ as *mut c_void,
            &nbp as *const _ as *mut c_void,
            &kbp as *const _ as *mut c_void,
            &mut h as *mut _ as *mut c_void,
            &mut mk as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(sp);
            b.push_ptr(ti);
            b.push_ptr(nbp);
            b.push_ptr(kbp);
            b.push_i32(h);
            b.push_i32(mk);
            b
        };
        self.launch_maybe_blob(
            symbol,
            [n_idx_heads as u32, 1, 1],
            block,
            smem,
            &mut params,
            blob_builder,
        )
    }
    /// F3/G1: multi-block two-stage merge-tree indexer top-K for the DeepSeek
    /// V4 long-context path. Stage 1 (`indexer_topk_chunk_sort`) bitonic-sorts
    /// each 512-candidate chunk of `scores` into a per-chunk descending run in
    /// the `ws_scores` / `ws_indices` workspace (run j at element offset
    /// j*512); `ceil(log2(n_runs))` rounds of `indexer_topk_merge_round` then
    /// pairwise-merge runs, keeping the better 512 of each pair;
    /// `indexer_topk_finalize` writes the surviving run to `top_indices`.
    /// Output is byte-identical IN ORDER to the incumbent rank-count kernel:
    /// total order (score desc, index asc), eligibility `score > -FLT_MAX`
    /// canonicalised at load so NaN never reaches the comparator, and the
    /// `n_compressed <= max_k` identity fast path (condition is `<= max_k`,
    /// not `<= k`). Correctness of the decomposition: a global top-K element
    /// is in the top-K of its own chunk, so the union of per-chunk top-512
    /// lists contains the global top-512 and every merge round preserves that.
    ///
    /// This lives on the generic `Gpu` surface — NOT behind `Gfx942Device`.
    /// The kernel uses only `__syncthreads()` and block-uniform loop bounds,
    /// so one portable code object is valid on wave32 (RDNA, gfx1151) and
    /// wave64 (CDNA, gfx942) alike, and BOTH arches select it (F3 on gfx942,
    /// G1 on gfx1151). `Gfx942Device` exists to gate CDNA-specific code
    /// objects; this is not one, so parking it there would needlessly fork
    /// the gfx1151 route off the shared implementation.
    ///
    /// Graph safety: `n_runs` and `rounds` are computed on the HOST from
    /// `max_compressed` alone, so the launch count (`1 + rounds + 1`) and
    /// every grid are fixed for a given model config — a captured hipGraph or
    /// Redline tape is exact. The live candidate count reaches the device
    /// solely through `n_compressed_buf`, identical to `indexer_top_k_buf`.
    /// Single-head only: the workspace has no head dimension; ds4 dispatches
    /// the indexer with `n_idx_heads == 1`.
    ///
    /// The sequence is LAUNCH-bound, not work-bound: measured per-launch cost
    /// is 7.3–13.5 us and barely moves with N (gfx1151: 0.0146 ms at N=512
    /// with 2 launches vs 0.1245 ms at N=262144 with 11 — 512x the data for
    /// 8.5x the time). The compute is already negligible, so no per-block
    /// work-reduction cleverness belongs here. The corollary: hipGraph
    /// capture is expected to make this materially faster still, because
    /// graph replay avoids the per-dispatch cost that dominates. Benchmark
    /// conclusions drawn with graphs disabled do not transfer.
    #[allow(clippy::too_many_arguments)]
    pub fn indexer_top_k_two_stage(
        &mut self,
        scores: &GpuTensor,
        ws_scores: &GpuTensor,
        ws_indices: &GpuTensor,
        top_indices: &GpuTensor,
        n_compressed_buf: &GpuTensor,
        k_buf: &GpuTensor,
        max_compressed: i32,
        max_k: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        // One module, three symbols: compile/load once, extract all three.
        self.ensure_kernel(
            "indexer_topk_twostage",
            kernels::INDEXER_TOPK_TWOSTAGE_SRC,
            "indexer_topk_chunk_sort",
        )?;
        self.ensure_kernel(
            "indexer_topk_twostage",
            kernels::INDEXER_TOPK_TWOSTAGE_SRC,
            "indexer_topk_merge_round",
        )?;
        self.ensure_kernel(
            "indexer_topk_twostage",
            kernels::INDEXER_TOPK_TWOSTAGE_SRC,
            "indexer_topk_finalize",
        )?;
        let sp = scores.buf.as_ptr();
        let wss = ws_scores.buf.as_ptr();
        let wsi = ws_indices.buf.as_ptr();
        let tip = top_indices.buf.as_ptr();
        let nbp = n_compressed_buf.buf.as_ptr();
        let kbp = k_buf.buf.as_ptr();
        // 512 candidates per chunk; rounds = ceil(log2(n_runs)) so repeated
        // pairwise merges converge to a single surviving run.
        let n_runs = (max_compressed as usize).div_ceil(512);
        let mut rounds = 0usize;
        while (1usize << rounds) < n_runs {
            rounds += 1;
        }
        // Stage 1: sort each chunk into its own run.
        {
            let mut nr = n_runs as i32;
            let mut params: Vec<*mut c_void> = vec![
                &sp as *const _ as *mut c_void,
                &wss as *const _ as *mut c_void,
                &wsi as *const _ as *mut c_void,
                &nbp as *const _ as *mut c_void,
                &mut nr as *mut _ as *mut c_void,
            ];
            let blob_builder = || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(sp);
                b.push_ptr(wss);
                b.push_ptr(wsi);
                b.push_ptr(nbp);
                b.push_i32(nr);
                b
            };
            self.launch_maybe_blob(
                "indexer_topk_chunk_sort",
                [n_runs as u32, 1, 1],
                [256, 1, 1],
                0,
                &mut params,
                blob_builder,
            )?;
        }
        // Rounds: pair p merges run p*2*run_step with run p*2*run_step+run_step
        // into run p*2*run_step. run_step doubles each round; n_pairs halves.
        for r in 0..rounds {
            let run_step = 1usize << r;
            let n_pairs = n_runs.div_ceil(2 << r);
            let mut nr = n_runs as i32;
            let mut rs = run_step as i32;
            let mut np = n_pairs as i32;
            let mut params: Vec<*mut c_void> = vec![
                &wss as *const _ as *mut c_void,
                &wsi as *const _ as *mut c_void,
                &mut nr as *mut _ as *mut c_void,
                &mut rs as *mut _ as *mut c_void,
                &mut np as *mut _ as *mut c_void,
            ];
            let blob_builder = || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(wss);
                b.push_ptr(wsi);
                b.push_i32(nr);
                b.push_i32(rs);
                b.push_i32(np);
                b
            };
            self.launch_maybe_blob(
                "indexer_topk_merge_round",
                [n_pairs as u32, 1, 1],
                [256, 1, 1],
                0,
                &mut params,
                blob_builder,
            )?;
        }
        // Finalize: emit the surviving run as top_indices.
        {
            let mut mk = max_k;
            let mut params: Vec<*mut c_void> = vec![
                &wss as *const _ as *mut c_void,
                &wsi as *const _ as *mut c_void,
                &tip as *const _ as *mut c_void,
                &nbp as *const _ as *mut c_void,
                &kbp as *const _ as *mut c_void,
                &mut mk as *mut _ as *mut c_void,
            ];
            let blob_builder = || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(wss);
                b.push_ptr(wsi);
                b.push_ptr(tip);
                b.push_ptr(nbp);
                b.push_ptr(kbp);
                b.push_i32(mk);
                b
            };
            self.launch_maybe_blob(
                "indexer_topk_finalize",
                [1, 1, 1],
                [256, 1, 1],
                0,
                &mut params,
                blob_builder,
            )
        }
    }
    pub fn rope_tail_interleaved(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        pos_buf: &GpuTensor,
        n_heads_q: i32,
        n_heads_k: i32,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "rope_tail_interleaved",
            kernels::ROPE_TAIL_INTERLEAVED_SRC,
            "rope_tail_interleaved_f32",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k.buf.as_ptr();
        let pp = pos_buf.buf.as_ptr();
        let mut nq = n_heads_q;
        let mut nk = n_heads_k;
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut nq as *mut _ as *mut c_void,
            &mut nk as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
        ];
        let half = (n_rot / 2) as u32;
        self.launch_maybe_blob(
            "rope_tail_interleaved_f32",
            [(half + 31) / 32, 1, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(pp);
                b.push_i32(nq);
                b.push_i32(nk);
                b.push_i32(hd);
                b.push_i32(nr);
                b.push_f32(fb);
                b
            },
        )
    }

    /// Exact-gfx1201 DS4 indexer-Q RoPE at H64/D128/R64.
    ///
    /// `head_waves` selects 8, 16, or 32 independent head-strided waves.
    /// Keeping this explicit lets the channel micro screen the occupancy/SFU balance;
    /// the product route passes the certified fixed geometry.
    pub fn rope_tail_interleaved_h64d128r64_gfx1201(
        &mut self,
        q: &GpuTensor,
        pos_buf: &GpuTensor,
        freq_base: f32,
        head_waves: u32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        if !self.arch_caps.is_gfx1201() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "rope_tail_interleaved_h64d128r64_gfx1201 requires gfx1201, got {}",
                    self.arch
                ),
            ));
        }
        if !matches!(head_waves, 8 | 16 | 32) {
            return Err(hip_bridge::HipError::new(
                0,
                "rope_tail_interleaved_h64d128r64_gfx1201 requires 8, 16, or 32 head waves",
            ));
        }
        if q.numel() != 64 * 128 || pos_buf.numel() != 1 {
            return Err(hip_bridge::HipError::new(
                0,
                "rope_tail_interleaved_h64d128r64_gfx1201 shape mismatch",
            ));
        }
        self.ensure_kernel(
            "rope_tail_interleaved_h64d128r64_gfx1201",
            kernels::ROPE_TAIL_INTERLEAVED_H64D128R64_GFX1201_SRC,
            "rope_tail_interleaved_h64d128r64_gfx1201",
        )?;
        let qp = q.buf.as_ptr();
        let pp = pos_buf.buf.as_ptr();
        let mut hd = 128_i32;
        let mut nr = 64_i32;
        let mut fb = freq_base;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "rope_tail_interleaved_h64d128r64_gfx1201",
            [1, head_waves, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(pp);
                b.push_i32(hd);
                b.push_i32(nr);
                b.push_f32(fb);
                b
            },
        )
    }

    pub fn rope_tail_interleaved_batched(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        positions: &GpuTensor,
        n_heads_q: i32,
        n_heads_k: i32,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "rope_tail_interleaved_batched",
            kernels::ROPE_TAIL_INTERLEAVED_BATCHED_SRC,
            "rope_tail_interleaved_batched_f32",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k.buf.as_ptr();
        let pp = positions.buf.as_ptr();
        let mut nq = n_heads_q;
        let mut nk = n_heads_k;
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut nq as *mut _ as *mut c_void,
            &mut nk as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let half = (n_rot / 2) as u32;
        self.launch_maybe_blob(
            "rope_tail_interleaved_batched_f32",
            [(half + 31) / 32, batch_size as u32, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(pp);
                b.push_i32(nq);
                b.push_i32(nk);
                b.push_i32(hd);
                b.push_i32(nr);
                b.push_f32(fb);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn rope_tail_yarn_interleaved(
        &mut self,
        deepseek4_gfx1151_route: bool,
        q: &GpuTensor,
        k: &GpuTensor,
        pos_buf: &GpuTensor,
        n_heads_q: i32,
        n_heads_k: i32,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
        freq_scale: f32,
        ext_factor: f32,
        attn_factor: f32,
        corr_low: f32,
        corr_high: f32,
        inverse: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let wide = self.arch == "gfx1151" && n_rot <= 128 && deepseek4_gfx1151_route;
        let (logical_name, symbol, block) = if wide {
            (
                "rope_tail_yarn_interleaved_wide",
                "rope_tail_yarn_interleaved_wide_f32",
                [256, 1, 1],
            )
        } else {
            (
                "rope_tail_yarn_interleaved",
                "rope_tail_yarn_interleaved_f32",
                [32, 1, 1],
            )
        };
        self.ensure_kernel(
            logical_name,
            kernels::ROPE_TAIL_YARN_INTERLEAVED_SRC,
            symbol,
        )?;
        let qp = q.buf.as_ptr();
        let kp = k.buf.as_ptr();
        let pp = pos_buf.buf.as_ptr();
        let mut nq = n_heads_q;
        let mut nk = n_heads_k;
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut fs = freq_scale;
        let mut ef = ext_factor;
        let mut af = attn_factor;
        let mut cl = corr_low;
        let mut ch = corr_high;
        let mut inv = inverse;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut nq as *mut _ as *mut c_void,
            &mut nk as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
            &mut fs as *mut _ as *mut c_void,
            &mut ef as *mut _ as *mut c_void,
            &mut af as *mut _ as *mut c_void,
            &mut cl as *mut _ as *mut c_void,
            &mut ch as *mut _ as *mut c_void,
            &mut inv as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(symbol, [1, 1, 1], block, 0, &mut params, || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(qp);
            b.push_ptr(kp);
            b.push_ptr(pp);
            b.push_i32(nq);
            b.push_i32(nk);
            b.push_i32(hd);
            b.push_i32(nr);
            b.push_f32(fb);
            b.push_f32(fs);
            b.push_f32(ef);
            b.push_f32(af);
            b.push_f32(cl);
            b.push_f32(ch);
            b.push_i32(inv);
            b
        })
    }
    pub fn rope_tail_yarn_interleaved_at_slot_buf(
        &mut self,
        base: &GpuTensor,
        pos_buf: &GpuTensor,
        slot_buf: &GpuTensor,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
        freq_scale: f32,
        ext_factor: f32,
        attn_factor: f32,
        corr_low: f32,
        corr_high: f32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "rope_tail_yarn_interleaved_at_slot_buf",
            kernels::ROPE_TAIL_YARN_INTERLEAVED_AT_SLOT_BUF_SRC,
            "rope_tail_yarn_interleaved_at_slot_buf_f32",
        )?;
        let bp = base.buf.as_ptr();
        let pp = pos_buf.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut fs = freq_scale;
        let mut ef = ext_factor;
        let mut af = attn_factor;
        let mut cl = corr_low;
        let mut ch = corr_high;
        let mut params: Vec<*mut c_void> = vec![
            &bp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
            &mut fs as *mut _ as *mut c_void,
            &mut ef as *mut _ as *mut c_void,
            &mut af as *mut _ as *mut c_void,
            &mut cl as *mut _ as *mut c_void,
            &mut ch as *mut _ as *mut c_void,
        ];
        let half = (n_rot / 2) as u32;
        let block = 32u32;
        let grid = (half + block - 1) / block;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(bp);
            b.push_ptr(pp);
            b.push_ptr(sb);
            b.push_i32(hd);
            b.push_i32(nr);
            b.push_f32(fb);
            b.push_f32(fs);
            b.push_f32(ef);
            b.push_f32(af);
            b.push_f32(cl);
            b.push_f32(ch);
            b
        };
        self.launch_maybe_blob(
            "rope_tail_yarn_interleaved_at_slot_buf_f32",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn rope_tail_yarn_interleaved_batched(
        &mut self,
        q: &GpuTensor,
        k: &GpuTensor,
        positions: &GpuTensor,
        n_heads_q: i32,
        n_heads_k: i32,
        head_dim: i32,
        n_rot: i32,
        freq_base: f32,
        freq_scale: f32,
        ext_factor: f32,
        attn_factor: f32,
        corr_low: f32,
        corr_high: f32,
        inverse: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "rope_tail_yarn_interleaved_batched",
            kernels::ROPE_TAIL_YARN_INTERLEAVED_BATCHED_SRC,
            "rope_tail_yarn_interleaved_batched_f32",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k.buf.as_ptr();
        let pp = positions.buf.as_ptr();
        let mut nq = n_heads_q;
        let mut nk = n_heads_k;
        let mut hd = head_dim;
        let mut nr = n_rot;
        let mut fb = freq_base;
        let mut fs = freq_scale;
        let mut ef = ext_factor;
        let mut af = attn_factor;
        let mut cl = corr_low;
        let mut ch = corr_high;
        let mut inv = inverse;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut nq as *mut _ as *mut c_void,
            &mut nk as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut nr as *mut _ as *mut c_void,
            &mut fb as *mut _ as *mut c_void,
            &mut fs as *mut _ as *mut c_void,
            &mut ef as *mut _ as *mut c_void,
            &mut af as *mut _ as *mut c_void,
            &mut cl as *mut _ as *mut c_void,
            &mut ch as *mut _ as *mut c_void,
            &mut inv as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let half = (n_rot / 2) as u32;
        self.launch_maybe_blob(
            "rope_tail_yarn_interleaved_batched_f32",
            [(half + 31) / 32, batch_size as u32, 1],
            [32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(pp);
                b.push_i32(nq);
                b.push_i32(nk);
                b.push_i32(hd);
                b.push_i32(nr);
                b.push_f32(fb);
                b.push_f32(fs);
                b.push_f32(ef);
                b.push_f32(af);
                b.push_f32(cl);
                b.push_f32(ch);
                b.push_i32(inv);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn state_overlap_shift_f32_buf(
        &mut self,
        state: &GpuTensor,
        commit_slot_buf: &GpuTensor,
        ratio: i32,
        proj_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "state_overlap_shift_f32_buf",
            kernels::STATE_OVERLAP_SHIFT_F32_BUF_SRC,
            "state_overlap_shift_f32_buf",
        )?;
        let stp = state.buf.as_ptr();
        let cp = commit_slot_buf.buf.as_ptr();
        let mut rv = ratio;
        let mut pd = proj_dim;
        let mut params: Vec<*mut c_void> = vec![
            &stp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut rv as *mut _ as *mut c_void,
            &mut pd as *mut _ as *mut c_void,
        ];
        let total = (ratio * proj_dim) as u32;
        let block = 256u32;
        let grid = (total + block - 1) / block;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(stp);
            b.push_ptr(cp);
            b.push_i32(rv);
            b.push_i32(pd);
            b
        };
        self.launch_maybe_blob(
            "state_overlap_shift_f32_buf",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn state_ring_write_f32_buf(
        &mut self,
        src: &GpuTensor,
        state: &GpuTensor,
        ring_slot_buf: &GpuTensor,
        proj_dim: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "state_ring_write_f32_buf",
            kernels::STATE_RING_WRITE_F32_BUF_SRC,
            "state_ring_write_f32_buf",
        )?;
        let sp = src.buf.as_ptr();
        let stp = state.buf.as_ptr();
        let rp = ring_slot_buf.buf.as_ptr();
        let mut pd = proj_dim;
        let mut params: Vec<*mut c_void> = vec![
            &sp as *const _ as *mut c_void,
            &stp as *const _ as *mut c_void,
            &rp as *const _ as *mut c_void,
            &mut pd as *mut _ as *mut c_void,
        ];
        let block = 256u32;
        let grid = ((proj_dim as u32) + block - 1) / block;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(sp);
            b.push_ptr(stp);
            b.push_ptr(rp);
            b.push_i32(pd);
            b
        };
        self.launch_maybe_blob(
            "state_ring_write_f32_buf",
            [grid, 1, 1],
            [block, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn swa_ring_write_batched_f32(
        &mut self,
        kv_batch: &GpuTensor, // [B, head_dim]
        cache: &GpuTensor,    // [n_kv_heads, head_dim, window]
        n_kv_heads: i32,
        head_dim: i32,
        window: i32,
        start_pos: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "swa_ring_write_batched",
            kernels::SWA_RING_WRITE_BATCHED_SRC,
            "swa_ring_write_batched_f32",
        )?;
        let func = &self.functions["swa_ring_write_batched_f32"];
        let kp = kv_batch.buf.as_ptr();
        let cp = cache.buf.as_ptr();
        let mut nh = n_kv_heads;
        let mut hd = head_dim;
        let mut w = window;
        let mut sp = start_pos;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut w as *mut _ as *mut c_void,
            &mut sp as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [((head_dim + 255) / 256) as u32, batch_size as u32, 1],
                [256, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn swa_ring_write_batched_pos_f32(
        &mut self,
        kv_batch: &GpuTensor,
        cache: &GpuTensor,
        positions: &GpuTensor,
        n_kv_heads: i32,
        head_dim: i32,
        window: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "swa_ring_write_batched_pos",
            kernels::SWA_RING_WRITE_BATCHED_SRC,
            "swa_ring_write_batched_pos_f32",
        )?;
        let kp = kv_batch.buf.as_ptr();
        let cp = cache.buf.as_ptr();
        let pp = positions.buf.as_ptr();
        let mut nh = n_kv_heads;
        let mut hd = head_dim;
        let mut w = window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut w as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(kp);
            b.push_ptr(cp);
            b.push_ptr(pp);
            b.push_i32(n_kv_heads);
            b.push_i32(head_dim);
            b.push_i32(window);
            b.push_i32(batch_size);
            b
        };
        self.launch_maybe_blob(
            "swa_ring_write_batched_pos_f32",
            [((head_dim + 255) / 256) as u32, batch_size as u32, 1],
            [256, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn swa_ring_write_f32_buf(
        &mut self,
        kv: &GpuTensor,
        cache: &GpuTensor,
        slot_buf: &GpuTensor,
        n_kv_heads: i32,
        head_dim: i32,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "swa_ring_write_f32_buf",
            kernels::SWA_RING_WRITE_BUF_SRC,
            "swa_ring_write_f32_buf",
        )?;
        let kp = kv.buf.as_ptr();
        let cp = cache.buf.as_ptr();
        let sb = slot_buf.buf.as_ptr();
        let mut nh = n_kv_heads;
        let mut hd = head_dim;
        let mut wn = window;
        let mut params: Vec<*mut c_void> = vec![
            &kp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &sb as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut wn as *mut _ as *mut c_void,
        ];
        let grid = ((head_dim + 255) / 256) as u32;
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(kp);
            b.push_ptr(cp);
            b.push_ptr(sb);
            b.push_i32(nh);
            b.push_i32(hd);
            b.push_i32(wn);
            b
        };
        self.launch_maybe_blob(
            "swa_ring_write_f32_buf",
            [grid, 1, 1],
            [256, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn swa_visibility_stage_batched(
        &mut self,
        ring: &GpuTensor,     // [head_dim, swa_window] pre-chunk
        kv_batch: &GpuTensor, // [B, head_dim] within-chunk
        staged: &GpuTensor,   // [B, head_dim, swa_window] output
        start_pos: i32,
        swa_window: i32,
        head_dim: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "swa_visibility_stage_batched",
            kernels::SWA_VISIBILITY_STAGE_BATCHED_SRC,
            "swa_visibility_stage_batched",
        )?;
        let func = &self.functions["swa_visibility_stage_batched"];
        let rp = ring.buf.as_ptr();
        let kp = kv_batch.buf.as_ptr();
        let sp = staged.buf.as_ptr();
        let mut sp_i = start_pos;
        let mut sw = swa_window;
        let mut hd = head_dim;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &rp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &mut sp_i as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [head_dim as u32, batch_size as u32, 1],
                [swa_window as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn swa_visibility_stage_batched_pos(
        &mut self,
        ring: &GpuTensor,
        kv_batch: &GpuTensor,
        staged: &GpuTensor,
        positions: &GpuTensor,
        swa_window: i32,
        head_dim: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "swa_visibility_stage_batched_pos",
            kernels::SWA_VISIBILITY_STAGE_BATCHED_SRC,
            "swa_visibility_stage_batched_pos",
        )?;
        let rp = ring.buf.as_ptr();
        let kp = kv_batch.buf.as_ptr();
        let sp = staged.buf.as_ptr();
        let pp = positions.buf.as_ptr();
        let mut sw = swa_window;
        let mut hd = head_dim;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &rp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &pp as *const _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(rp);
            b.push_ptr(kp);
            b.push_ptr(sp);
            b.push_ptr(pp);
            b.push_i32(swa_window);
            b.push_i32(head_dim);
            b.push_i32(batch_size);
            b
        };
        self.launch_maybe_blob(
            "swa_visibility_stage_batched_pos",
            [head_dim as u32, batch_size as u32, 1],
            [swa_window as u32, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn deepseek4_attn_pos0(
        &mut self,
        q: &GpuTensor,
        kv: &GpuTensor,
        attn_sink: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        o_groups: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_pos0",
            kernels::V4F_ATTN_POS0_SRC,
            "deepseek4_attn_pos0",
        )?;
        let func = &self.functions["deepseek4_attn_pos0"];
        let qp = q.buf.as_ptr();
        let kp = kv.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut og = o_groups;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut og as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [head_dim as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn deepseek4_attn_swa(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        attn_sink: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        o_groups: i32,
        n_valid: i32,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa",
            kernels::V4F_ATTN_SWA_SRC,
            "deepseek4_attn_swa",
        )?;
        let func = &self.functions["deepseek4_attn_swa"];
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let vp = v_cache.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut og = o_groups;
        let mut nv = n_valid;
        let mut wn = window;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut og as *mut _ as *mut c_void,
            &mut nv as *mut _ as *mut c_void,
            &mut wn as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, 1, 1],
                [head_dim as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn deepseek4_attn_swa_batched(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        o_groups: i32,
        window: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa_batched",
            kernels::V4F_ATTN_SWA_BATCHED_SRC,
            "deepseek4_attn_swa_batched",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let vp = v_cache.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut og = o_groups;
        let mut wn = window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut og as *mut _ as *mut c_void,
            &mut wn as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "deepseek4_attn_swa_batched",
            [n_heads as u32, batch_size as u32, 1],
            [head_dim as u32, 1, 1],
            0,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(vp);
                b.push_ptr(sp);
                b.push_ptr(nvp);
                b.push_ptr(op);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_i32(og);
                b.push_i32(wn);
                b.push_i32(bs);
                b
            },
        )
    }
    pub fn deepseek4_attn_swa_batched_debug(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_arr: &GpuTensor,
        attn_out: &GpuTensor,
        debug_max: &GpuTensor,    // [batch, n_heads] f32
        debug_sumexp: &GpuTensor, // [batch, n_heads] f32
        n_heads: i32,
        head_dim: i32,
        o_groups: i32,
        window: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa_batched_debug",
            kernels::V4F_ATTN_SWA_BATCHED_DEBUG_SRC,
            "deepseek4_attn_swa_batched_debug",
        )?;
        let func = &self.functions["deepseek4_attn_swa_batched_debug"];
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let vp = v_cache.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let dmp = debug_max.buf.as_ptr();
        let dsp = debug_sumexp.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut og = o_groups;
        let mut wn = window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &dmp as *const _ as *mut c_void,
            &dsp as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut og as *mut _ as *mut c_void,
            &mut wn as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, batch_size as u32, 1],
                [head_dim as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn deepseek4_attn_swa_buf(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        attn_sink: &GpuTensor,
        attn_out: &GpuTensor,
        n_valid_buf: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        o_groups: i32,
        window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa_buf",
            kernels::V4F_ATTN_SWA_BUF_SRC,
            "deepseek4_attn_swa_buf",
        )?;
        let qp = q.buf.as_ptr();
        let kp = k_cache.buf.as_ptr();
        let vp = v_cache.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let nvp = n_valid_buf.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut og = o_groups;
        let mut wn = window;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut og as *mut _ as *mut c_void,
            &mut wn as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(qp);
            b.push_ptr(kp);
            b.push_ptr(vp);
            b.push_ptr(sp);
            b.push_ptr(op);
            b.push_ptr(nvp);
            b.push_i32(nh);
            b.push_i32(hd);
            b.push_i32(og);
            b.push_i32(wn);
            b
        };
        self.launch_maybe_blob(
            "deepseek4_attn_swa_buf",
            [n_heads as u32, 1, 1],
            [head_dim as u32, 1, 1],
            0,
            &mut params,
            blob_builder,
        )
    }
    pub fn deepseek4_attn_swa_topk_batched_f32(
        &mut self,
        q: &GpuTensor,
        swa_k: &GpuTensor,
        swa_v: &GpuTensor,
        topk_k: &GpuTensor,
        topk_v: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_swa_arr: &GpuTensor,
        n_active_topk_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa_topk_batched",
            kernels::V4F_ATTN_SWA_TOPK_BATCHED_SRC,
            "deepseek4_attn_swa_topk_batched_f32",
        )?;
        let func = &self.functions["deepseek4_attn_swa_topk_batched_f32"];
        let qp = q.buf.as_ptr();
        let kp = swa_k.buf.as_ptr();
        let vp = swa_v.buf.as_ptr();
        let tkp = topk_k.buf.as_ptr();
        let tvp = topk_v.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_swa_arr.buf.as_ptr();
        let nap = n_active_topk_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &tkp as *const _ as *mut c_void,
            &tvp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, batch_size as u32, 1],
                [head_dim as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    pub fn deepseek4_attn_swa_topk_direct_batched_f32(
        &mut self,
        q: &GpuTensor,
        swa_k: &GpuTensor,
        swa_v: &GpuTensor,
        kv_cache: &GpuTensor,
        topk_idx: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_swa_arr: &GpuTensor,
        n_active_topk_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
        n_compressed: i32,
        batch_size: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "deepseek4_attn_swa_topk_direct_batched",
            kernels::V4F_ATTN_SWA_TOPK_DIRECT_BATCHED_SRC,
            "deepseek4_attn_swa_topk_direct_batched_f32",
        )?;
        let func = &self.functions["deepseek4_attn_swa_topk_direct_batched_f32"];
        let qp = q.buf.as_ptr();
        let kp = swa_k.buf.as_ptr();
        let vp = swa_v.buf.as_ptr();
        let cp = kv_cache.buf.as_ptr();
        let ip = topk_idx.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_swa_arr.buf.as_ptr();
        let nap = n_active_topk_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut nc = n_compressed;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &ip as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        unsafe {
            self.hip.launch_kernel(
                func,
                [n_heads as u32, batch_size as u32, 1],
                [head_dim as u32, 1, 1],
                0,
                self.stream_ref(),
                &mut params,
            )
        }
    }
    /// Head-batched f16-WMMA DSA attention (direct top-K) — faster sibling of
    /// `deepseek4_attn_swa_topk_direct_batched_f32`. K=V tied (single `swa_kv`);
    /// `max_n_total` (= max over batches of n_valid_swa + n_active_topk) sizes
    /// the per-block score LDS. Returns Err if the LDS would exceed 64 KB (the
    /// caller falls back to the f32 kernel). Requires n_heads%16==0, head_dim%16==0.
    #[allow(clippy::too_many_arguments)]
    pub fn deepseek4_attn_swa_topk_direct_wmma(
        &mut self,
        q: &GpuTensor,
        swa_kv: &GpuTensor,
        kv_cache: &GpuTensor,
        topk_idx: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_swa_arr: &GpuTensor,
        n_active_topk_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
        n_compressed: i32,
        batch_size: i32,
        max_n_total: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        debug_assert_eq!(
            n_heads % 16,
            0,
            "direct_wmma: n_heads must be %16 (got {n_heads})"
        );
        debug_assert_eq!(
            head_dim % 16,
            0,
            "direct_wmma: head_dim must be %16 (got {head_dim})"
        );
        let n_pad = ((max_n_total + 15) / 16) * 16;
        let lds_bytes = 16 * head_dim * 2 + 16 * n_pad * 4; // q f16 + s f32
        if lds_bytes > 64 * 1024 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!("direct_wmma: LDS {lds_bytes} > 64KB (max_n_total={max_n_total})"),
            ));
        }
        self.ensure_kernel(
            "deepseek4_attn_swa_topk_direct_wmma",
            kernels::V4F_ATTN_SWA_TOPK_DIRECT_WMMA_SRC,
            "deepseek4_attn_swa_topk_direct_wmma",
        )?;
        let qp = q.buf.as_ptr();
        let kp = swa_kv.buf.as_ptr();
        let cp = kv_cache.buf.as_ptr();
        let ip = topk_idx.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_swa_arr.buf.as_ptr();
        let nap = n_active_topk_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut nc = n_compressed;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &cp as *const _ as *mut c_void,
            &ip as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
            &mut nc as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        // Capture-safe launch (blob path under the new base's prefill capture).
        self.launch_maybe_blob(
            "deepseek4_attn_swa_topk_direct_wmma",
            [(n_heads / 16) as u32, batch_size as u32, 1],
            [256, 1, 1], // 8 warps split the score n-tiles / output d-tiles
            lds_bytes as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(cp);
                b.push_ptr(ip);
                b.push_ptr(sp);
                b.push_ptr(nvp);
                b.push_ptr(nap);
                b.push_ptr(op);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_i32(sw);
                b.push_i32(tw);
                b.push_i32(nc);
                b.push_i32(bs);
                b
            },
        )
    }

    /// Head-batched f16-WMMA DSA attention (gathered top-K) — faster sibling of
    /// `deepseek4_attn_swa_topk_batched_f32`. K=V tied for both SWA (`swa_kv`)
    /// and top-K (`topk_kv`, the staged d-major buffer). Same LDS/fallback rules
    /// as `deepseek4_attn_swa_topk_direct_wmma`.
    #[allow(clippy::too_many_arguments)]
    pub fn deepseek4_attn_swa_topk_batched_wmma(
        &mut self,
        q: &GpuTensor,
        swa_kv: &GpuTensor,
        topk_kv: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_swa_arr: &GpuTensor,
        n_active_topk_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
        batch_size: i32,
        max_n_total: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        debug_assert_eq!(
            n_heads % 16,
            0,
            "batched_wmma: n_heads must be %16 (got {n_heads})"
        );
        debug_assert_eq!(
            head_dim % 16,
            0,
            "batched_wmma: head_dim must be %16 (got {head_dim})"
        );
        let n_pad = ((max_n_total + 15) / 16) * 16;
        let lds_bytes = 16 * head_dim * 2 + 16 * n_pad * 4;
        if lds_bytes > 64 * 1024 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!("batched_wmma: LDS {lds_bytes} > 64KB (max_n_total={max_n_total})"),
            ));
        }
        self.ensure_kernel(
            "deepseek4_attn_swa_topk_batched_wmma",
            kernels::V4F_ATTN_SWA_TOPK_BATCHED_WMMA_SRC,
            "deepseek4_attn_swa_topk_batched_wmma",
        )?;
        let qp = q.buf.as_ptr();
        let kp = swa_kv.buf.as_ptr();
        let tp = topk_kv.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_swa_arr.buf.as_ptr();
        let nap = n_active_topk_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &tp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        // Capture-safe launch: the new base graph-captures the prefill, and
        // the void**-kernarg path records dangling stack pointers that break
        // on replay. launch_maybe_blob uses the blob path under capture.
        self.launch_maybe_blob(
            "deepseek4_attn_swa_topk_batched_wmma",
            [(n_heads / 16) as u32, batch_size as u32, 1],
            [256, 1, 1],
            lds_bytes as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(tp);
                b.push_ptr(sp);
                b.push_ptr(nvp);
                b.push_ptr(nap);
                b.push_ptr(op);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_i32(sw);
                b.push_i32(tw);
                b.push_i32(bs);
                b
            },
        )
    }

    /// gfx1201-native gathered DSA WMMA attention. Unlike the gfx11 sibling,
    /// this accepts a masked final 16-head group so TP3's 24/24/16 local-head
    /// split uses one route on every rank.
    #[allow(clippy::too_many_arguments)]
    pub fn deepseek4_attn_swa_topk_batched_wmma_gfx12(
        &mut self,
        q: &GpuTensor,
        swa_kv: &GpuTensor,
        topk_kv: &GpuTensor,
        attn_sink: &GpuTensor,
        n_valid_swa_arr: &GpuTensor,
        n_active_topk_arr: &GpuTensor,
        attn_out: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
        batch_size: i32,
        max_n_total: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        debug_assert!(self.arch_caps.is_gfx1201());
        debug_assert!(n_heads > 0);
        debug_assert_eq!(head_dim % 16, 0);
        let n_pad = ((max_n_total + 15) / 16) * 16;
        let lds_bytes = 16 * head_dim * 2 + 16 * n_pad * 4;
        if lds_bytes > 64 * 1024 {
            return Err(hip_bridge::HipError::new(
                0,
                &format!("batched_wmma_gfx12: LDS {lds_bytes} > 64KB (max_n_total={max_n_total})"),
            ));
        }
        self.ensure_kernel(
            "deepseek4_attn_swa_topk_batched_wmma_gfx12",
            kernels::V4F_ATTN_SWA_TOPK_BATCHED_WMMA_GFX12_SRC,
            "deepseek4_attn_swa_topk_batched_wmma_gfx12",
        )?;
        let qp = q.buf.as_ptr();
        let kp = swa_kv.buf.as_ptr();
        let tp = topk_kv.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let nvp = n_valid_swa_arr.buf.as_ptr();
        let nap = n_active_topk_arr.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut bs = batch_size;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &tp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
            &mut bs as *mut _ as *mut c_void,
        ];
        self.launch_maybe_blob(
            "deepseek4_attn_swa_topk_batched_wmma_gfx12",
            [((n_heads + 15) / 16) as u32, batch_size as u32, 1],
            [256, 1, 1],
            lds_bytes as u32,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(qp);
                b.push_ptr(kp);
                b.push_ptr(tp);
                b.push_ptr(sp);
                b.push_ptr(nvp);
                b.push_ptr(nap);
                b.push_ptr(op);
                b.push_i32(nh);
                b.push_i32(hd);
                b.push_i32(sw);
                b.push_i32(tw);
                b.push_i32(bs);
                b
            },
        )
    }

    pub fn deepseek4_attn_swa_topk_f32_buf(
        &mut self,
        deepseek4_scoregrid_route: bool,
        q: &GpuTensor,
        swa_k: &GpuTensor,
        swa_v: &GpuTensor,
        topk_k: &GpuTensor,
        topk_v: &GpuTensor,
        attn_sink: &GpuTensor,
        attn_out: &GpuTensor,
        n_valid_swa_buf: &GpuTensor,
        n_active_topk_buf: &GpuTensor,
        n_heads: i32,
        head_dim: i32,
        swa_window: i32,
        topk_window: i32,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let scoregrid_arch = self.arch == "gfx1151" || self.arch == "gfx1201";
        let scoregrid = scoregrid_arch && head_dim == 512 && deepseek4_scoregrid_route;
        let ilp4 = self.arch == "gfx1151"
            && head_dim == 512
            && hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_ATTN_ILP4", false);
        let warp = self.arch == "gfx1151"
            && head_dim == 512
            && hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_ATTN_WARP", false);
        let scoregrid_xlane = scoregrid
            && hipfire_config::developer_bool("HIPFIRE_DEEPSEEK4_ATTN_SCOREGRID_XLANE", false);
        let scoregrid_large_serial = scoregrid
            && hipfire_config::developer_bool(
                "HIPFIRE_DEEPSEEK4_ATTN_SCOREGRID_LARGE_SERIAL",
                false,
            );
        let (logical_name, symbol, block, source) = if scoregrid_large_serial {
            (
                "deepseek4_attn_swa_topk_scoregrid_large_serial_gfx1151",
                "deepseek4_attn_swa_topk_scoregrid_f32_buf",
                [512, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_LARGE_SERIAL_GFX1151_SRC,
            )
        } else if scoregrid_xlane {
            (
                "deepseek4_attn_swa_topk_scoregrid_xlane_gfx1151",
                "deepseek4_attn_swa_topk_scoregrid_f32_buf",
                [512, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_XLANE_GFX1151_SRC,
            )
        } else if scoregrid {
            (
                "deepseek4_attn_swa_topk_scoregrid_f32_buf",
                "deepseek4_attn_swa_topk_scoregrid_f32_buf",
                [512, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_SRC,
            )
        } else if ilp4 {
            (
                "deepseek4_attn_swa_topk_ilp4_f32_buf",
                "deepseek4_attn_swa_topk_ilp4_f32_buf",
                [512, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_SRC,
            )
        } else if warp {
            (
                "deepseek4_attn_swa_topk_warp_f32_buf",
                "deepseek4_attn_swa_topk_warp_f32_buf",
                [256, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_SRC,
            )
        } else {
            (
                "deepseek4_attn_swa_topk_f32_buf",
                "deepseek4_attn_swa_topk_f32_buf",
                [head_dim as u32, 1, 1],
                kernels::V4F_ATTN_SWA_TOPK_BUF_SRC,
            )
        };
        self.ensure_kernel(logical_name, source, symbol)?;
        let qp = q.buf.as_ptr();
        let kp = swa_k.buf.as_ptr();
        let vp = swa_v.buf.as_ptr();
        let tkp = topk_k.buf.as_ptr();
        let tvp = topk_v.buf.as_ptr();
        let sp = attn_sink.buf.as_ptr();
        let op = attn_out.buf.as_ptr();
        let nvp = n_valid_swa_buf.buf.as_ptr();
        let nap = n_active_topk_buf.buf.as_ptr();
        let mut nh = n_heads;
        let mut hd = head_dim;
        let mut sw = swa_window;
        let mut tw = topk_window;
        let mut params: Vec<*mut c_void> = vec![
            &qp as *const _ as *mut c_void,
            &kp as *const _ as *mut c_void,
            &vp as *const _ as *mut c_void,
            &tkp as *const _ as *mut c_void,
            &tvp as *const _ as *mut c_void,
            &sp as *const _ as *mut c_void,
            &op as *const _ as *mut c_void,
            &nvp as *const _ as *mut c_void,
            &nap as *const _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sw as *mut _ as *mut c_void,
            &mut tw as *mut _ as *mut c_void,
        ];
        let blob_builder = || {
            let mut b = hip_bridge::KernargBlob::new();
            b.push_ptr(qp);
            b.push_ptr(kp);
            b.push_ptr(vp);
            b.push_ptr(tkp);
            b.push_ptr(tvp);
            b.push_ptr(sp);
            b.push_ptr(op);
            b.push_ptr(nvp);
            b.push_ptr(nap);
            b.push_i32(nh);
            b.push_i32(hd);
            b.push_i32(sw);
            b.push_i32(tw);
            b
        };
        self.launch_maybe_blob(
            symbol,
            [n_heads as u32, 1, 1],
            block,
            0,
            &mut params,
            blob_builder,
        )
    }

    pub fn attention_q8_0_kv_swa(
        &mut self,
        q: &GpuTensor,
        k_cache: &GpuTensor,
        v_cache: &GpuTensor,
        out: &GpuTensor,
        pos_buf: &DeviceBuffer,
        seq_len_hint: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
        max_seq: usize,
        window: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        self.ensure_kernel(
            "attention_q8_0_kv_swa",
            kernels::ATTENTION_Q8_0_KV_SWA_SRC,
            "attention_q8_0_kv_swa",
        )?;
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let mut q_ptr = q.buf.as_ptr();
        let mut k_ptr = k_cache.buf.as_ptr();
        let mut v_ptr = v_cache.buf.as_ptr();
        let mut out_ptr = out.buf.as_ptr();
        let mut pos_ptr = pos_buf.as_ptr();
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut ms = max_seq as i32;
        let mut sc = scale;
        let mut win = window as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut q_ptr as *mut _ as *mut c_void,
            &mut k_ptr as *mut _ as *mut c_void,
            &mut v_ptr as *mut _ as *mut c_void,
            &mut out_ptr as *mut _ as *mut c_void,
            &mut pos_ptr as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut ms as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut win as *mut _ as *mut c_void,
        ];
        let block_size = (seq_len_hint.max(head_dim) as u32)
            .next_power_of_two()
            .min(256);
        let shared_mem = ((seq_len_hint + block_size as usize + head_dim) * 4) as u32;
        let bytes =
            crate::profile::attention_q8_0_kv_bytes(n_heads, n_kv_heads, head_dim, seq_len_hint);
        let timer =
            crate::profile::begin_timer(&self.hip, "attention", "attention_q8_0_kv_swa", bytes);
        let result = self.launch_maybe_blob(
            "attention_q8_0_kv_swa",
            [n_heads as u32, 1, 1],
            [block_size, 1, 1],
            shared_mem,
            &mut params,
            || {
                let mut b = hip_bridge::KernargBlob::new();
                b.push_ptr(q_ptr);
                b.push_ptr(k_ptr);
                b.push_ptr(v_ptr);
                b.push_ptr(out_ptr);
                b.push_ptr(pos_ptr);
                b.push_i32(nh);
                b.push_i32(nkv);
                b.push_i32(hd);
                b.push_i32(ms);
                b.push_f32(sc);
                b.push_i32(win);
                b
            },
        );
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Non-causal flash attention specialised to the FLUX.1-dev MMDiT shape:
    /// `head_dim == 128`, K/V F16, no mask, no KV cache.
    ///
    /// Q and out may each be F32 or F16, in any of the four combinations —
    /// the kernel instantiates all of them and the symbol is picked from
    /// `q.dtype` / `out.dtype` (see [`flux_attn_dtype_suffix`]). F16 out
    /// rounds the `O / l` normalisation once, RNE, on the store, so the
    /// consuming GEMM needs no cast kernel; F16 Q is bit-identical to
    /// passing the RNE-rounded F32 Q, because the kernel converted Q to F16
    /// for the WMMA A-fragment either way.
    ///
    /// Drop-in for [`Gpu::attention_dflash_wmma_m64_n32_f16kv_v5_f32`]
    /// (identical signature and semantics). Two changes carry the win:
    ///
    /// * The PV WMMA B-fragment is a contiguous `ds_read_b128` pair, because V
    ///   is **transposed while it is staged** into LDS (`Vt[d][k]`). The v5
    ///   family built the same fragment from 16 strided scalar `ds_read_u16`.
    /// * The online-softmax running max/sum live in registers. The WMMA
    ///   accumulator puts each lane's 8 values on 8 distinct rows with all 16
    ///   half-wave lanes sharing a row, so a row reduction is 4 `shfl_xor` for
    ///   8 rows at once instead of v5's sequential 16-row loop through LDS.
    ///
    /// Grid `[n_heads, ceil(b/64)]`, block `[128]`, dynamic LDS 19456 B.
    /// Requires wave32 WMMA (gfx11xx / gfx12xx).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flux_vt_wmma_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let suffix = flux_attn_dtype_suffix(q.dtype, out.dtype).ok_or_else(|| {
            flux_attn_dtype_error("attention_flux_vt_wmma_f16kv_f32", q.dtype, out.dtype)
        })?;
        assert_eq!(
            k_f16.dtype,
            DType::F16,
            "attention_flux_vt_wmma_f16kv_f32: k must be F16"
        );
        assert_eq!(
            v_f16.dtype,
            DType::F16,
            "attention_flux_vt_wmma_f16kv_f32: v must be F16"
        );
        assert!(
            head_dim == 128,
            "attention_flux_vt_wmma_f16kv_f32: head_dim={head_dim} but this kernel is \
             hard-coded to head_dim==128.",
        );
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(
            n_heads % n_kv_heads == 0,
            "attention_flux_vt_wmma_f16kv_f32: n_heads={n_heads} must be divisible by \
             n_kv_heads={n_kv_heads}",
        );
        // The module name stays dtype-free so all four entries share one
        // compile; only the launched symbol carries the dtype suffix.
        let is_gfx12 = self.arch_caps.has_wmma_w32_gfx12();
        let (kernel_name, kernel_src) = if is_gfx12 {
            (
                "attention_flux_vt_wmma_f16kv_f32_gfx12",
                kernels::ATTENTION_FLUX_VT_WMMA_F16KV_F32_GFX12_SRC,
            )
        } else if self.arch_caps.has_wmma_w32() {
            (
                "attention_flux_vt_wmma_f16kv_f32",
                kernels::ATTENTION_FLUX_VT_WMMA_F16KV_F32_SRC,
            )
        } else {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_flux_vt_wmma_f16kv_f32 requires wave32 WMMA; \
                     arch={} does not support it.",
                    self.arch
                ),
            ));
        };
        let symbol = format!("{kernel_name}{suffix}");
        self.ensure_kernel(kernel_name, kernel_src, &symbol)?;
        let func = &self.functions[symbol.as_str()];
        let scale = 1.0f32 / (head_dim as f32).sqrt();

        // Must match AV_LDS_BYTES in the kernel: Vt[128][40] + S[64][72], f16.
        const VT_STRIDE: usize = 40;
        const S_STRIDE: usize = 72;
        let shared_mem = ((128 * VT_STRIDE + 64 * S_STRIDE) * 2) as u32;

        let q_tiles = b.div_ceil(64);
        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;

        if is_gfx12 {
            // The gfx12 kernel (attention_flux_vt_wmma_f16kv_f32.gfx12.hip)
            // hardcodes head=blockIdx.x / q_start=blockIdx.y*AV_MT and takes
            // NO qmajor kernarg — its kernarg layout is one int shorter than
            // the gfx11 kernel's. It must therefore get its own kernarg blob
            // (10 args) and its own fixed grid, built independently of the
            // gfx11 qmajor branch below: reusing the qmajor-branched grid/
            // params here would silently swap blockIdx.x/y meaning whenever
            // HIPFIRE_FLUX_ATTN_GRID=qmajor is set, since the gfx12 kernel
            // never reads a qmajor flag to match.
            let mut params: Vec<*mut c_void> = vec![
                &mut qp as *mut _ as *mut c_void,
                &mut kp as *mut _ as *mut c_void,
                &mut vp as *mut _ as *mut c_void,
                &mut op as *mut _ as *mut c_void,
                &mut bi as *mut _ as *mut c_void,
                &mut li as *mut _ as *mut c_void,
                &mut nh as *mut _ as *mut c_void,
                &mut nkv as *mut _ as *mut c_void,
                &mut hd as *mut _ as *mut c_void,
                &mut sc as *mut _ as *mut c_void,
            ];
            let grid = [n_heads as u32, q_tiles as u32, 1];
            return unsafe {
                self.hip.launch_kernel(
                    func,
                    grid,
                    [128, 1, 1],
                    shared_mem,
                    self.stream_ref(),
                    &mut params,
                )
            };
        }

        let qmajor = flux_attn_qmajor();
        let mut qm = qmajor as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut qm as *mut _ as *mut c_void,
        ];
        let grid = if qmajor {
            [q_tiles as u32, n_heads as u32, 1]
        } else {
            [n_heads as u32, q_tiles as u32, 1]
        };
        unsafe {
            self.hip.launch_kernel(
                func,
                grid,
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// FLUX MMDiT attention, routed to whichever of the two new kernels
    /// measured fastest **on this exact arch**. Call this from the forward
    /// pass; it has the same signature as
    /// [`Gpu::attention_dflash_wmma_m64_n32_f16kv_v5_f32`].
    ///
    /// `vt` and `vtk` differ only in whether K is staged through LDS, and the
    /// ranking between them genuinely inverts by arch; `v2` is a different tile
    /// geometry again. So the route is an arch allowlist built from
    /// measurement, never a capability predicate. Any arch not in the table
    /// gets `vt`, the portable one (it is also the only one with a gfx12
    /// sibling).
    ///
    /// Measured at n_q = n_kv = 4608, 24 heads, hd 128, fresh process, GPU lock
    /// held, 3 warm launches per cell, median of 7-9:
    ///
    /// | arch | v5 (incumbent) | `vt` | `vtk` | `v2` | routed |
    /// |---|---|---|---|---|---|
    /// | gfx1150 | 240-280 ms | 64.5-68.8 ms | 70.1-73.3 ms | **40.7-41.0 ms** | `v2` |
    /// | gfx1151 | 44.3-46.3 ms | 13.9-15.1 ms | 13.6-13.8 ms | **11.3-11.6 ms** | `v2` |
    /// | gfx1100 | 16.4-16.6 ms | 5.35-5.53 ms | 5.28-5.55 ms | **4.46-4.75 ms** | `v2` |
    ///
    /// `v2` wins on all three, by 1.58-1.68x on gfx1150, 1.17-1.22x on gfx1151
    /// (22.5-23.2 TFLOP/s, ~45% of the 50.15 measured f16 WMMA peak) and 1.18x
    /// on gfx1100 (55-58.5 TFLOP/s, ~57% of 101.8) — against the ~38% of peak
    /// the `vtk` review started from. Every figure is the median of a
    /// fresh-process run with the lock held, and on each arch all four
    /// `{q, out}` dtype cells land inside the quoted range.
    ///
    /// The `vt`/`vtk` columns for gfx1151 and gfx1100 are the earlier
    /// measurements, kept for the record; the gfx1150 `vt` and `vtk` figures
    /// were re-measured this session (`vt` 64.5-68.8 ms against the 70.0-78.4
    /// recorded before, i.e. the old row was pessimistic, not the new one
    /// optimistic). Note that `vt` and `vtk` are within noise of each other on
    /// gfx1151 in the re-measurement, so the inversion that motivated the
    /// per-arch table is smaller than it first read — which is exactly why the
    /// table stays measurement-driven rather than becoming a rule of thumb.
    ///
    /// **Time any candidate against `v2` interleaved, never as two blocks.**
    /// The sweep in `bench_attention_flux_vt` times each variant contiguously,
    /// and on a 16 CU part the clock falls as the run heats up: the same v2
    /// f32/f32 cell reads 33.9 ms cold and 42.9 ms warm in one session, so a
    /// block-per-variant A/B hands several percent to whichever kernel runs
    /// first — larger than most deltas worth measuring. Use the `AB=a,b` mode
    /// of that example, which soaks the clock and then alternates single timed
    /// launches. The wave-2 softmax attempts (log2-domain exp2, conditional
    /// rescale, DPP row reductions, 128-key tiles, LDS <= 32 KB) were measured
    /// that way and none cleared this table's 5% bar; their numbers and the
    /// instruction-count model that explains them are in the "Wave 2 attempts"
    /// section of `kernels/src/attention_flux_v2_wmma_f16kv.hip`.
    ///
    /// `HIPFIRE_FLUX_ATTN=vt|vtk|v2|v5` overrides the route for A/B work.
    ///
    /// `v2` ([`Gpu::attention_flux_v2_wmma_f16kv`], 128 query rows per
    /// workgroup, one barrier pair per key tile, `v_perm_b32` V transpose) is
    /// routed on gfx1150, gfx1151 and gfx1100 — the three archs it has been
    /// benched on, and it wins on all three. It stays override-only on any
    /// other arch: `v2` trades occupancy for staging and barriers, and the
    /// balance of that trade is a per-arch measurement, not a family property.
    /// It is also gfx11 wave32 only.
    ///
    /// Q and out dtypes come from the tensors. `vt`, `vtk` and `v2` all
    /// instantiate the four combinations of `{F32, F16} x {F32, F16}`. The
    /// `v5` override does not: it is F32-only, and asking for F16 through it is
    /// an error rather than a silent reinterpretation of the buffer.
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flux_best_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        let forced = hipfire_config::developer_var("HIPFIRE_FLUX_ATTN").ok();
        let route = flux_attn_route_name(self.arch.as_str(), forced.as_deref()).map_err(|msg| {
            hip_bridge::HipError::new(0, &format!("attention_flux_best_f16kv_f32: {msg}"))
        })?;
        // Reject a dtype pair the selected route has no entry for, here rather
        // than at the launch site, so the message names the route and the
        // override that produced it.
        flux_attn_route_dtypes(route, q.dtype, out.dtype)?;
        // Timed here rather than in each variant, so `PROFILE_ATTRIB` sees the
        // attention line whichever route is taken and the borrow of `func`
        // inside the variants stays untouched. Bytes are compulsory traffic
        // (Q, K, V, out once each), so the reported GB/s is a lower bound.
        let bytes = b * n_heads * head_dim * (q.dtype.size() + out.dtype.size())
            + l * n_kv_heads * head_dim * 2 * 2;
        let timer = crate::profile::begin_timer(&self.hip, "attention", "attention_flux", bytes);
        let result = match route {
            "v5" => self.attention_dflash_wmma_m64_n32_f16kv_v5_f32(
                q, k_f16, v_f16, out, b, l, n_heads, n_kv_heads, head_dim,
            ),
            "vtk" => self.attention_flux_vtk_wmma_f16kv_f32(
                q, k_f16, v_f16, out, b, l, n_heads, n_kv_heads, head_dim,
            ),
            "v2" => self.attention_flux_v2_wmma_f16kv(
                q, k_f16, v_f16, out, b, l, n_heads, n_kv_heads, head_dim,
            ),
            _ => self.attention_flux_vt_wmma_f16kv_f32(
                q, k_f16, v_f16, out, b, l, n_heads, n_kv_heads, head_dim,
            ),
        };
        if let Some(t) = timer {
            t.finish(&self.hip);
        }
        result
    }

    /// Experimental variant of [`Gpu::attention_flux_vt_wmma_f16kv_f32`] that
    /// also stages K through LDS, aliased onto the same buffer the transposed
    /// V uses (the two phases are already barrier-separated), so LDS is
    /// unchanged at 19456 B. Without it each of the block's four waves gathers
    /// the whole K tile from global on its own — 16 cache lines touched per
    /// `global_load_b128` — so the block requests K four times over.
    /// gfx11 wave32 only; no gfx12 sibling yet. Same four `{q dtype} x {out
    /// dtype}` instantiations as [`Gpu::attention_flux_vt_wmma_f16kv_f32`].
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flux_vtk_wmma_f16kv_f32(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let suffix = flux_attn_dtype_suffix(q.dtype, out.dtype).ok_or_else(|| {
            flux_attn_dtype_error("attention_flux_vtk_wmma_f16kv_f32", q.dtype, out.dtype)
        })?;
        assert_eq!(k_f16.dtype, DType::F16);
        assert_eq!(v_f16.dtype, DType::F16);
        assert!(head_dim == 128, "hard-coded to head_dim==128");
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(n_heads % n_kv_heads == 0);
        if !self.arch_caps.has_wmma_w32() || self.arch_caps.has_wmma_w32_gfx12() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_flux_vtk_wmma_f16kv_f32 is gfx11 wave32 WMMA only; arch={}",
                    self.arch
                ),
            ));
        }
        let symbol = format!("attention_flux_vtk_wmma_f16kv_f32{suffix}");
        self.ensure_kernel(
            "attention_flux_vtk_wmma_f16kv_f32",
            kernels::ATTENTION_FLUX_VTK_WMMA_F16KV_F32_SRC,
            &symbol,
        )?;
        let func = &self.functions[symbol.as_str()];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let shared_mem = ((128 * 40 + 64 * 72) * 2) as u32;
        let q_tiles = b.div_ceil(64);
        let qmajor = flux_attn_qmajor();

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut qm = qmajor as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut qm as *mut _ as *mut c_void,
        ];
        let grid = if qmajor {
            [q_tiles as u32, n_heads as u32, 1]
        } else {
            [n_heads as u32, q_tiles as u32, 1]
        };
        unsafe {
            self.hip.launch_kernel(
                func,
                grid,
                [128, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }

    /// Third-generation FLUX MMDiT attention: barrier- and gather-bound
    /// rework of [`Gpu::attention_flux_vtk_wmma_f16kv_f32`], same arithmetic
    /// and the same four `{q dtype} x {out dtype}` entries.
    ///
    /// `vtk` was measured at ~38 % of the f16 WMMA peak on gfx1151 with, per
    /// 64-key tile per wave, 64 WMMA against **8 `__syncthreads`** and **64
    /// scalar `global_load_u16`** for the V transpose. This kernel changes
    /// those three numbers and nothing else:
    ///
    /// * K and V^T get disjoint LDS regions instead of aliasing one, so the
    ///   whole tile is staged in a single write phase — **2 barriers per tile**
    ///   — and every global load of the tile is issued before the barrier, so
    ///   one memory latency is exposed per tile instead of four serialised.
    /// * **128 query rows per workgroup** (8 waves x 16 rows) instead of 64, so
    ///   staging traffic and barriers per unit of WMMA work halve again: a
    ///   quarter of `vtk`'s staging per query row.
    /// * The V transpose is **16 `global_load_dword` + 32 `v_perm_b32`**, not
    ///   64 scalar `global_load_u16`; the LDS store stays `ds_write_b128`.
    ///
    /// The cost is occupancy: 8 waves/CU against `vtk`'s 12. **LDS is what
    /// caps it, not registers** — a second resident workgroup would need
    /// 2 x 54272 = 108544 B against the 65536 B a CU has, whereas registers
    /// have room to spare (two 8-wave workgroups is 2 waves/SIMD, and a gfx11
    /// SIMD's 1536 VGPRs hold 6 wave32 at the 256-VGPR ceiling). Only cutting
    /// LDS to <= 32 KB would buy the second workgroup, and this tile geometry
    /// has no room to. The trade pays on every arch measured — 1.68x on
    /// gfx1150, 1.17-1.22x on gfx1151, 1.18x on gfx1100 — but it is measured
    /// before it is routed; see [`Gpu::attention_flux_best_f16kv_f32`].
    /// gfx11 wave32 only; no gfx12 sibling yet (gfx12 WMMA has a different
    /// fragment layout).
    #[allow(clippy::too_many_arguments)]
    pub fn attention_flux_v2_wmma_f16kv(
        &mut self,
        q: &GpuTensor,
        k_f16: &GpuTensor,
        v_f16: &GpuTensor,
        out: &GpuTensor,
        b: usize,
        l: usize,
        n_heads: usize,
        n_kv_heads: usize,
        head_dim: usize,
    ) -> HipResult<()> {
        self.bind_thread()?;
        let suffix = flux_attn_dtype_suffix(q.dtype, out.dtype).ok_or_else(|| {
            flux_attn_dtype_error("attention_flux_v2_wmma_f16kv", q.dtype, out.dtype)
        })?;
        assert_eq!(k_f16.dtype, DType::F16);
        assert_eq!(v_f16.dtype, DType::F16);
        assert!(head_dim == 128, "hard-coded to head_dim==128");
        assert!(b > 0 && l > 0 && n_heads > 0 && n_kv_heads > 0);
        assert!(n_heads % n_kv_heads == 0);
        if !self.arch_caps.has_wmma_w32() || self.arch_caps.has_wmma_w32_gfx12() {
            return Err(hip_bridge::HipError::new(
                0,
                &format!(
                    "attention_flux_v2_wmma_f16kv is gfx11 wave32 WMMA only; arch={}",
                    self.arch
                ),
            ));
        }
        let symbol = format!("attention_flux_v2_wmma_f16kv{suffix}");
        self.ensure_kernel(
            "attention_flux_v2_wmma_f16kv",
            kernels::ATTENTION_FLUX_V2_WMMA_F16KV_SRC,
            &symbol,
        )?;
        let func = &self.functions[symbol.as_str()];
        let scale = 1.0f32 / (head_dim as f32).sqrt();
        let shared_mem = FLUX_V2_LDS_BYTES;
        // 128 query rows per workgroup, not 64.
        let q_tiles = b.div_ceil(FLUX_V2_MT);
        let qmajor = flux_attn_qmajor();

        let mut qp = q.buf.as_ptr();
        let mut kp = k_f16.buf.as_ptr();
        let mut vp = v_f16.buf.as_ptr();
        let mut op = out.buf.as_ptr();
        let mut bi = b as i32;
        let mut li = l as i32;
        let mut nh = n_heads as i32;
        let mut nkv = n_kv_heads as i32;
        let mut hd = head_dim as i32;
        let mut sc = scale;
        let mut qm = qmajor as i32;
        let mut params: Vec<*mut c_void> = vec![
            &mut qp as *mut _ as *mut c_void,
            &mut kp as *mut _ as *mut c_void,
            &mut vp as *mut _ as *mut c_void,
            &mut op as *mut _ as *mut c_void,
            &mut bi as *mut _ as *mut c_void,
            &mut li as *mut _ as *mut c_void,
            &mut nh as *mut _ as *mut c_void,
            &mut nkv as *mut _ as *mut c_void,
            &mut hd as *mut _ as *mut c_void,
            &mut sc as *mut _ as *mut c_void,
            &mut qm as *mut _ as *mut c_void,
        ];
        let grid = if qmajor {
            [q_tiles as u32, n_heads as u32, 1]
        } else {
            [n_heads as u32, q_tiles as u32, 1]
        };
        unsafe {
            self.hip.launch_kernel(
                func,
                grid,
                [FLUX_V2_BLOCK as u32, 1, 1],
                shared_mem,
                self.stream_ref(),
                &mut params,
            )
        }
    }
}

// ── attention_flux_v2 launch geometry ────────────────────────────────────────
//
// These mirror the `AV2_*` macros in
// `kernels/src/attention_flux_v2_wmma_f16kv.hip` and are the launcher's only
// statement of the kernel's geometry — no magic numbers at the call site. The
// kernel is a HIP source string, so the two definitions cannot literally be
// one; keeping the Rust side named and asserted at compile time is what makes
// a drift between them a build failure in the parity example rather than a
// silent out-of-bounds LDS access. Change one, change the other.

/// `AV2_MT`: query rows per workgroup.
const FLUX_V2_MT: usize = 128;
/// Block size: 8 waves of 32, one 16-row query strip each.
const FLUX_V2_BLOCK: usize = 256;
/// `AV2_NT`: keys per online-softmax tile.
const FLUX_V2_NT: usize = 64;
/// `AV2_K_STRIDE`, in halves: head_dim 128 plus 8 halves of bank padding.
const FLUX_V2_K_STRIDE: usize = 136;
/// `AV2_VT_STRIDE` / `AV2_S_STRIDE`, in halves: 64 keys plus 8 of padding.
const FLUX_V2_TILE_STRIDE: usize = 72;
/// `AV2_LDS_BYTES`: `K[NT][K_STRIDE] + Vt[128][72] + S[MT][72]`, f16.
const FLUX_V2_LDS_BYTES: u32 =
    ((FLUX_V2_NT * FLUX_V2_K_STRIDE + 128 * FLUX_V2_TILE_STRIDE + FLUX_V2_MT * FLUX_V2_TILE_STRIDE)
        * 2) as u32;

// The kernel's own comment quotes 54272 B and one workgroup per CU; if an edit
// above changes that, this fails the build instead of over- or under-allocating
// dynamic LDS at launch.
const _: () = assert!(FLUX_V2_LDS_BYTES == 54272);
const _: () = assert!(FLUX_V2_BLOCK == FLUX_V2_MT / 16 * 32);

/// Grid order for the FLUX attention kernels, and a **measured negative
/// result** worth keeping.
///
/// Flash attention re-reads all of K and V once per query tile, so the
/// modelled traffic is `heads * q_tiles * (K+V per head)` — 4.08 GB per call
/// at FLUX shapes, 24.7x the 9.7 GB/step compulsory figure. If that traffic
/// reached DRAM, attention would be bandwidth-bound and the resident working
/// set would dominate. Workgroups dispatch x-fastest, so `qmajor` (query tile
/// on x) makes the resident set span one head's K/V (2.36 MB) instead of every
/// head's (56.6 MB) — a 24x swing.
///
/// Measured, median of 9-15, fresh process, lock held:
///
/// | arch | head-major | q-major |
/// |---|---|---|
/// | gfx1150 | 73.1 ms | 71.1 ms |
/// | gfx1151 | 13.1 / 13.8 ms | 14.0 / 13.9 ms |
/// | gfx1100 | 5.24 ms | 5.30 ms |
///
/// A 24x change in working set moves the clock by under 4% in either
/// direction, so **K/V is cache-served and the traffic model does not bind**
/// on these parts. Independently: at the measured times gfx1151 and gfx1100
/// would need 283 and 767 GB/s, i.e. 134% and 126% of their measured DRAM copy
/// roofs — impossible unless cache is serving most of it. Effort belongs in
/// the inner loop, not in widening the M tile. (gfx1150 sits at 84% of its
/// roof and may genuinely be traffic-bound, but grid order cannot fix that:
/// even one head's 2.36 MB overflows its ~2 MB L2.)
///
/// Default is therefore head-major, the same order the v5 family used.
/// `HIPFIRE_FLUX_ATTN_GRID=qmajor` selects the other order for A/B.
fn flux_attn_qmajor() -> bool {
    matches!(
        hipfire_config::developer_var("HIPFIRE_FLUX_ATTN_GRID").as_deref(),
        Ok("qmajor")
    )
}

/// Entry-name suffix for a FLUX attention `{q dtype} x {out dtype}` pair.
///
/// The `vt`, `vtk` and gfx12 kernels each template their body over the global
/// Q and out element types and emit one `extern "C"` entry per combination,
/// named `<base><suffix>`. K/V are always F16 and the accumulation is always
/// F32, so this is a load/store surface, not a precision knob on the maths:
/// Q is rounded to F16 for the WMMA A-fragment whatever it arrives as, and
/// the F16 store is a single RNE `v_cvt_f16_f32` of the same `O / l` the F32
/// entry writes.
///
/// `None` means "not instantiated" — the caller must error rather than
/// launch, since a mismatched entry would reinterpret the buffer's bytes.
fn flux_attn_dtype_suffix(q: DType, out: DType) -> Option<&'static str> {
    match (q, out) {
        (DType::F32, DType::F32) => Some(""),
        (DType::F16, DType::F32) => Some("_qf16"),
        (DType::F32, DType::F16) => Some("_of16"),
        (DType::F16, DType::F16) => Some("_qf16_of16"),
        _ => None,
    }
}

/// Resolve `HIPFIRE_FLUX_ATTN`'s override (`forced`, already read from the
/// environment by the caller) or the per-arch measured default to one of
/// `"v5"`, `"vt"`, `"vtk"`, `"v2"`.
///
/// The pure decision inside [`Gpu::attention_flux_best_f16kv_f32`], split out
/// so it is reachable without a GPU. `flux_attn_route_family`
/// (`crates/hipfire-arch-diffusion/src/flux_gpu.rs`) — which needs the same
/// route name for its profiling bucket label but has no dispatch to do — calls
/// this instead of keeping its own copy of the match, so the two cannot drift
/// out of sync with each other.
pub fn flux_attn_route_name(arch: &str, forced: Option<&str>) -> Result<&'static str, String> {
    match forced {
        Some("v5") => Ok("v5"),
        Some("vt") => Ok("vt"),
        Some("vtk") => Ok("vtk"),
        Some("v2") => Ok("v2"),
        // A typo'd override used to fall through to the measured default, so
        // an A/B run silently benched the default twice and reported "no
        // difference". Name the accepted values and fail instead.
        Some(other) => Err(format!(
            "HIPFIRE_FLUX_ATTN='{other}' is not a route. Accepted values: vt, vtk, v2, v5. \
             Unset it to use the measured per-arch default."
        )),
        None => Ok(match arch {
            // Measured winners; see the table above. An arch is added here
            // only once it has been benched, never by family.
            "gfx1150" | "gfx1151" | "gfx1100" => "v2",
            _ => "vt",
        }),
    }
}

/// Validate a `{q, out}` dtype pair against the route
/// [`Gpu::attention_flux_best_f16kv_f32`] picked.
///
/// Split out of the router so it is reachable without a GPU: it is pure, it is
/// the only thing standing between a wrong dtype and a launch that would
/// reinterpret the buffer's bytes, and both of its rejection paths are unit
/// tested below.
///
/// `vt`, `vtk` and `v2` carry all four instantiations. `v5` — reachable only
/// through `HIPFIRE_FLUX_ATTN=v5` — is F32-only, so f16 through it is an error naming
/// the override rather than a silent fallback to a route the caller did not
/// ask for.
fn flux_attn_route_dtypes(route: &str, q: DType, out: DType) -> HipResult<()> {
    if flux_attn_dtype_suffix(q, out).is_none() {
        return Err(flux_attn_dtype_error(
            "attention_flux_best_f16kv_f32",
            q,
            out,
        ));
    }
    if route == "v5" && (q != DType::F32 || out != DType::F32) {
        return Err(hip_bridge::HipError::new(
            0,
            &format!(
                "attention_flux_best_f16kv_f32: route 'v5' \
                 (attention_dflash_wmma_m64_n32_f16kv_v5_f32) is instantiated for \
                 q F32 / out F32 only, but q is {q:?} and out is {out:?}. Drop \
                 HIPFIRE_FLUX_ATTN=v5, or pass F32 tensors."
            ),
        ));
    }
    Ok(())
}

/// The error for a `{q, out}` dtype pair no FLUX attention entry covers.
fn flux_attn_dtype_error(kernel: &str, q: DType, out: DType) -> hip_bridge::HipError {
    hip_bridge::HipError::new(
        0,
        &format!(
            "{kernel}: q/out dtypes {q:?}/{out:?} are not instantiated. K/V are always \
             F16; q and out may each be F32 or F16 (four entries: f32/f32, f16/f32, \
             f32/f16, f16/f16)."
        ),
    )
}

#[cfg(test)]
mod tests {
    use super::{
        flux_attn_dtype_error, flux_attn_dtype_suffix, flux_attn_route_dtypes,
        flux_attn_route_name, q8_flash_default_tile_size, replay_stable_tile_count,
    };
    use crate::DType;

    /// The suffix table is the mapping from tensor dtypes to a kernel symbol.
    /// Get an arm wrong and the launcher asks for an entry that either does
    /// not exist (a load failure) or exists but reads the buffer at the wrong
    /// element width (silent garbage) — so pin all four arms literally.
    #[test]
    fn flux_attn_dtype_suffix_maps_the_four_instantiated_pairs() {
        assert_eq!(flux_attn_dtype_suffix(DType::F32, DType::F32), Some(""));
        assert_eq!(
            flux_attn_dtype_suffix(DType::F16, DType::F32),
            Some("_qf16")
        );
        assert_eq!(
            flux_attn_dtype_suffix(DType::F32, DType::F16),
            Some("_of16")
        );
        assert_eq!(
            flux_attn_dtype_suffix(DType::F16, DType::F16),
            Some("_qf16_of16")
        );
    }

    /// Anything outside {F32, F16} has no entry. BF16 is the dangerous case:
    /// it is 2 bytes like F16, so a missing check would launch the f16 entry
    /// over a bf16 buffer and produce garbage rather than an error.
    #[test]
    fn flux_attn_dtype_suffix_rejects_uninstantiated_pairs() {
        assert_eq!(flux_attn_dtype_suffix(DType::F32, DType::BF16), None);
        assert_eq!(flux_attn_dtype_suffix(DType::BF16, DType::F32), None);
        assert_eq!(flux_attn_dtype_suffix(DType::BF16, DType::BF16), None);
        assert_eq!(flux_attn_dtype_suffix(DType::Q8_0, DType::F16), None);
    }

    #[test]
    fn flux_attn_dtype_error_names_the_kernel_and_the_four_entries() {
        let e = flux_attn_dtype_error("attention_flux_vt_wmma_f16kv_f32", DType::F32, DType::BF16);
        assert!(e.message.contains("attention_flux_vt_wmma_f16kv_f32"));
        assert!(e.message.contains("BF16"));
        assert!(e.message.contains("f16/f16"));
    }

    /// `vt`, `vtk` and `v2` all carry the four instantiations — so no dtype
    /// pair the caller is allowed to use may be rejected on any of them,
    /// whether the route came from the per-arch table or from
    /// `HIPFIRE_FLUX_ATTN`.
    #[test]
    fn flux_attn_route_dtypes_accepts_every_instantiated_pair_on_vt_vtk_and_v2() {
        for route in ["vt", "vtk", "v2"] {
            for q in [DType::F32, DType::F16] {
                for out in [DType::F32, DType::F16] {
                    assert!(
                        flux_attn_route_dtypes(route, q, out).is_ok(),
                        "route {route} rejected q={q:?} out={out:?}"
                    );
                }
            }
        }
    }

    #[test]
    fn flux_attn_route_dtypes_rejects_uninstantiated_pair_on_every_route() {
        for route in ["vt", "vtk", "v2", "v5"] {
            let e = flux_attn_route_dtypes(route, DType::F32, DType::BF16)
                .expect_err("BF16 out must be refused");
            assert!(e.message.contains("not instantiated"), "{}", e.message);
        }
    }

    /// The `HIPFIRE_FLUX_ATTN=v5` override selects an F32-only kernel. Asking
    /// for f16 through it must name the override, not fall back to a route the
    /// caller did not ask for.
    #[test]
    fn flux_attn_route_dtypes_rejects_f16_on_the_v5_override() {
        for (q, out) in [
            (DType::F16, DType::F32),
            (DType::F32, DType::F16),
            (DType::F16, DType::F16),
        ] {
            let e = flux_attn_route_dtypes("v5", q, out).expect_err("v5 is F32-only");
            assert!(e.message.contains("route 'v5'"), "{}", e.message);
            assert!(e.message.contains("HIPFIRE_FLUX_ATTN=v5"), "{}", e.message);
        }
        assert!(flux_attn_route_dtypes("v5", DType::F32, DType::F32).is_ok());
    }

    /// `flux_attn_route_name` is the single decision
    /// `Gpu::attention_flux_best_f16kv_f32` (this file) and `flux_attn_route_family`
    /// (`crates/hipfire-arch-diffusion/src/flux_gpu.rs`) both call — this walks
    /// every `HIPFIRE_FLUX_ATTN` override and every routed arch and pins the
    /// route each combination resolves to, so the two callers cannot drift out
    /// of sync with each other (they share this function, not a copy of it).
    #[test]
    fn flux_attn_route_name_override_wins_on_every_arch() {
        for forced in ["vt", "vtk", "v2", "v5"] {
            for arch in ["gfx1150", "gfx1151", "gfx1100", "gfx1201", "gfx900"] {
                assert_eq!(
                    flux_attn_route_name(arch, Some(forced)),
                    Ok(forced),
                    "forced={forced} arch={arch}"
                );
            }
        }
    }

    #[test]
    fn flux_attn_route_name_default_is_v2_on_routed_archs_else_vt() {
        for arch in ["gfx1150", "gfx1151", "gfx1100"] {
            assert_eq!(flux_attn_route_name(arch, None), Ok("v2"), "arch={arch}");
        }
        for arch in ["gfx1201", "gfx900", "gfx942", "unknown"] {
            assert_eq!(flux_attn_route_name(arch, None), Ok("vt"), "arch={arch}");
        }
    }

    #[test]
    fn flux_attn_route_name_rejects_an_unknown_override() {
        let e = flux_attn_route_name("gfx1151", Some("bogus")).expect_err("must be rejected");
        assert!(e.contains("HIPFIRE_FLUX_ATTN='bogus'"), "{e}");
        assert!(e.contains("not a route"), "{e}");
    }

    #[test]
    fn q8_flash_gfx12_small_dense_shape_uses_tile16_only() {
        assert_eq!(q8_flash_default_tile_size("gfx1201", 8, 2, 256, 2_048), 16);
        assert_eq!(
            q8_flash_default_tile_size("gfx1201", 16, 2, 256, 2_048),
            128
        );
        assert_eq!(q8_flash_default_tile_size("gfx1201", 8, 2, 128, 2_048), 128);
    }

    #[test]
    fn gfx1151_tile32_default_is_exact_shape_and_arch_only() {
        assert_eq!(q8_flash_default_tile_size("gfx1151", 16, 2, 256, 2_048), 32);
        assert_eq!(
            q8_flash_default_tile_size("gfx1151", 16, 2, 256, 8_192),
            128
        );
        assert_eq!(q8_flash_default_tile_size("gfx1100", 1, 1, 64, 8_192), 32);
        assert_eq!(
            q8_flash_default_tile_size("gfx1200", 16, 2, 256, 2_048),
            128
        );
    }

    #[test]
    fn q8_flash_uses_max_tiles_for_both_capture_backends() {
        assert_eq!(replay_stable_tile_count(2, 64, false, false), 2);
        assert_eq!(replay_stable_tile_count(2, 64, true, false), 64);
        assert_eq!(replay_stable_tile_count(2, 64, false, true), 64);
    }
}
