// Seed: 3516632092
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  and (id_5, id_9, id_13, id_2, id_3, id_15, id_10, id_14, id_6, id_12, id_8, id_16, id_7);
  module_0(
      id_6, id_11
  );
  tri1 id_17 = 1;
endmodule
