<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — dsp stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="applic.html">applic</a></span> (17)
<br/><span class="tag"><a href="system.html">system</a></span> (13)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (12)
<br/><span class="tag"><a href="embed.html">embed</a></span> (12)
<br/><span class="tag"><a href="high.html">high</a></span> (10)
</div>
<h2><span class="ttl">Stem</span> dsp$ (<a href="../words.html">all stems</a>)</h2>
<h3>71 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LeeSLKKL.html">DATE-2015-LeeSLKKL</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>DSP based programmable FHD HEVC decoder (<abbr title="Sangjo Lee">SL</abbr>, <abbr title="Joonho Song">JS</abbr>, <abbr title="Wonchang Lee">WL</abbr>, <abbr title="Doo Hyun Kim">DHK</abbr>, <abbr title="Jaehyun Kim">JK</abbr>, <abbr title="Shihwa Lee">SL</abbr>), pp. 972–973.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-RoyMIT.html">DAC-2014-RoyMIT</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves (<abbr title="Debapriya Basu Roy">DBR</abbr>, <abbr title="Debdeep Mukhopadhyay">DM</abbr>, <abbr title="Masami Izumi">MI</abbr>, <abbr title="Junko Takahashi">JT</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-AvinashBEPP.html">DAC-2013-AvinashBEPP</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Improving energy gains of inexact DSP hardware through reciprocative error compensation (<abbr title="Lingamneni Avinash">LA</abbr>, <abbr title="Arindam Basu">AB</abbr>, <abbr title="Christian C. Enz">CCE</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Christian Piguet">CP</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2013-ShihL.html">SAC-2013-ShihL</a> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>nuKernel: MicroKernel for multi-core DSP SoCs with load sharing and priority interrupts (<abbr title="Chi-Sheng Shih">CSS</abbr>, <abbr title="Hsin-Yu Lai">HYL</abbr>), pp. 1525–1532.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WhatmoughDBD.html">DAC-2011-WhatmoughDBD</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Error-resilient low-power DSP via path-delay shaping (<abbr title="Paul N. Whatmough">PNW</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="David M. Bull">DMB</abbr>, <abbr title="Izzat Darwazeh">ID</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AbdallahLS.html">DATE-2011-AbdallahLS</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Timing error statistics for energy-efficient robust DSP systems (<abbr title="Rami A. Abdallah">RAA</abbr>, <abbr title="Yu-Hung Lee">YHL</abbr>, <abbr title="Naresh R. Shanbhag">NRS</abbr>), pp. 285–288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-Zhu.html">DATE-2010-Zhu</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Retiming multi-rate DSP algorithms to meet real-time requirement (<abbr title="Xue-Yang Zhu">XYZ</abbr>), pp. 1785–1790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2010-LiZ.html">LCTES-2010-LiZ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient code update scheme for DSP applications in mobile embedded systems (<abbr title="Weijia Li">WL</abbr>, <abbr title="Youtao Zhang">YZ</abbr>), pp. 105–114.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HsiehH.html">DAC-2008-HsiehH</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>An embedded infrastructure of debug and trace interface for the DSP platform (<abbr title="Ming-Chang Hsieh">MCH</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-MilderFHP.html">DAC-2008-MilderFHP</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Formal datapath representation and manipulation for implementing DSP transforms (<abbr title="Peter A. Milder">PAM</abbr>, <abbr title="Franz Franchetti">FF</abbr>, <abbr title="James C. Hoe">JCH</abbr>, <abbr title="Markus Püschel">MP</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-MucciVMGDGKSCC.html">DATE-2008-MucciVMGDGKSCC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Implementation of Parallel LFSR-based Applications on an Adaptive DSP featuring a Pipelined Configurable Gate Array (<abbr title="Claudio Mucci">CM</abbr>, <abbr title="Luca Vanzolini">LV</abbr>, <abbr title="Ilario Mirimin">IM</abbr>, <abbr title="Daniele Gazzola">DG</abbr>, <abbr title="Antonio Deledda">AD</abbr>, <abbr title="Sebastian Goller">SG</abbr>, <abbr title="Joachim Knäblein">JK</abbr>, <abbr title="Axel Schneider">AS</abbr>, <abbr title="Luca Ciccarelli">LC</abbr>, <abbr title="Fabio Campi">FC</abbr>), pp. 1444–1449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuizVS.html">SAC-2008-LuizVS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Formal specification of DSP gateway for data transmission between processor cores of OMAP platform (<abbr title="Saulo Oliveira Dornellas Luiz">SODL</abbr>, <abbr title="Genildo de Moura Vasconcelos">GdMV</abbr>, <abbr title="Leandro Dias da Silva">LDdS</abbr>), pp. 1545–1549.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-CampiDPCRMLVV.html">DATE-2007-CampiDPCRMLVV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A dynamically adaptive DSP for heterogeneous reconfigurable platforms (<abbr title="Fabio Campi">FC</abbr>, <abbr title="Antonio Deledda">AD</abbr>, <abbr title="Matteo Pizzotti">MP</abbr>, <abbr title="Luca Ciccarelli">LC</abbr>, <abbr title="Pier Luigi Rolandi">PLR</abbr>, <abbr title="Claudio Mucci">CM</abbr>, <abbr title="Andrea Lodi">AL</abbr>, <abbr title="Arseni Vitkovski">AV</abbr>, <abbr title="Luca Vanzolini">LV</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-DabrowskiR.html">DATE-2007-DabrowskiR</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive presentation: Boosting SER test for RF transceivers by simple DSP technique (<abbr title="Jerzy Dabrowski">JD</abbr>, <abbr title="Rashad Ramzan">RR</abbr>), pp. 719–724.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2007-ChenTCLYLL.html">LCTES-2007-ChenTCLYLL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enabling compiler flow for embedded VLIW DSP processors with distributed register files (<abbr title="Chung-Kai Chen">CKC</abbr>, <abbr title="Ling-Hua Tseng">LHT</abbr>, <abbr title="Shih-Chang Chen">SCC</abbr>, <abbr title="Young-Jia Lin">YJL</abbr>, <abbr title="Yi-Ping You">YPY</abbr>, <abbr title="Chia-Han Lu">CHL</abbr>, <abbr title="Jenq Kuen Lee">JKL</abbr>), pp. 146–148.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GuillotBRCGA.html">DATE-2006-GuillotBRCGA</a> <span class="tag"><a href="../tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient factorization of DSP transforms using taylor expansion diagrams (<abbr title="Jérémie Guillot">JG</abbr>, <abbr title="Emmanuel Boutillon">EB</abbr>, <abbr title="Qian Ren">QR</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Daniel Gomez-Prado">DGP</abbr>, <abbr title="Serkan Askar">SA</abbr>), pp. 754–755.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-Magee.html">DAC-2005-Magee</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Matlab extensions for the development, testing and verification of real-time DSP software (<abbr title="David P. Magee">DPM</abbr>), pp. 603–606.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cgo.png" alt="CGO"/><a href="../CGO-2005-ChenK.html">CGO-2005-ChenK</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Address Code Generation for Array-Intensive DSP Applications (<abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 141–152.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DebJO.html">DAC-2004-DebJO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>System design for DSP applications in transaction level modeling paradigm (<abbr title="Abhijit K. Deb">AKD</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-DebJO.html">DATE-v1-2004-DebJO</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>System Design for DSP Applications Using the MASIC Methodology (<abbr title="Abhijit K. Deb">AKD</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>), pp. 630–635.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RizkPW.html">DATE-v2-2004-RizkPW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Designing Self Test Programs for Embedded DSP Cores (<abbr title="Hani Rizk">HR</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 816–823.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-VerbauwhedeSPK.html">DATE-v2-2004-VerbauwhedeSPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Architectures and Design Techniques for Energy Efficient Embedded DSP and Multimedia Processing (<abbr title="Ingrid Verbauwhede">IV</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Christian Piguet">CP</abbr>, <abbr title="Bart Kienhuis">BK</abbr>), pp. 988–995.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-PanisHLLN.html">SAC-2004-PanisHLLN</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DSPxPlore: design space exploration methodology for an embedded DSP core (<abbr title="Christian Panis">CP</abbr>, <abbr title="Ulrich Hirnschrott">UH</abbr>, <abbr title="Gunther Laure">GL</abbr>, <abbr title="Wolfgang Lazian">WL</abbr>, <abbr title="Jari Nurmi">JN</abbr>), pp. 876–883.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-FangRPC.html">DAC-2003-FangRPC</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/static%20analysis.html" title="static analysis">#static analysis</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling (<abbr title="Claire Fang Fang">CFF</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Markus Püschel">MP</abbr>, <abbr title="Tsuhan Chen">TC</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ShiG.html">DAC-2003-ShiG</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hybrid hierarchical timing closure methodology for a high performance and low power DSP (<abbr title="Kaijian Shi">KS</abbr>, <abbr title="Graig Godwin">GG</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DebOJ.html">DATE-2003-DebOJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Simulation and Analysis of Embedded DSP Systems Using MASIC Methodology (<abbr title="Abhijit K. Deb">AKD</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>, <abbr title="Axel Jantsch">AJ</abbr>), pp. 11100–11101.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RinnerSW.html">DATE-2003-RinnerSW</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Rapid Prototyping of Flexible Embedded Systems on Multi-DSP Architectures (<abbr title="Bernhard Rinner">BR</abbr>, <abbr title="Martin Schmid">MS</abbr>, <abbr title="Reinhold Weiß">RW</abbr>), pp. 10204–10211.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2003-Leupers.html">CC-2003-Leupers</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms (<abbr title="Rainer Leupers">RL</abbr>), pp. 290–302.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChoiK.html">DAC-2002-ChoiK</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Address assignment combined with scheduling in DSP code generation (<abbr title="Yoonseo Choi">YC</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-LiverisZSG.html">DATE-2002-LiverisZSG</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/program%20transformation.html" title="program transformation">#program transformation</a></span></dt><dd>A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications (<abbr title="Nikolaos D. Liveris">NDL</abbr>, <abbr title="Nikolaos D. Zervas">NDZ</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Constantinos E. Goutis">CEG</abbr>), pp. 977–983.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SassatelliTBGDCG.html">DATE-2002-SassatelliTBGDCG</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications (<abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Pascal Benoit">PB</abbr>, <abbr title="Thierry Gil">TG</abbr>, <abbr title="Camille Diou">CD</abbr>, <abbr title="Gaston Cambon">GC</abbr>, <abbr title="Jérôme Galy">JG</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-WilliamsHA.html">DATE-2002-WilliamsHA</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Communication Mechanisms for Parallel DSP Systems on a Chip (<abbr title="Joseph Williams">JW</abbr>, <abbr title="Nevin Heintze">NH</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>), pp. 420–422.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Bondalapati.html">DAC-2001-Bondalapati</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching (<abbr title="Kiran Bondalapati">KB</abbr>), pp. 273–276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-Gebotys.html">DAC-2001-Gebotys</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Utilizing Memory Bandwidth in DSP Embedded Processors (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-PeymandoustM.html">DAC-2001-PeymandoustM</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Symbolic Algebra in Algorithmic Level DSP Synthesis (<abbr title="Armita Peymandoust">AP</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-XiongJJP.html">PLDI-2001-XiongJJP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SPL: A Language and Compiler for DSP Algorithms (<abbr title="Jianxin Xiong">JX</abbr>, <abbr title="Jeremy R. Johnson">JRJ</abbr>, <abbr title="Robert W. Johnson">RWJ</abbr>, <abbr title="David A. Padua">DAP</abbr>), pp. 298–308.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-2001-ArditiBCS.html">FME-2001-ArditiBCS</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Coverage Directed Generation of System-Level Test Cases for the Validation of a DSP System (<abbr title="Laurent Arditi">LA</abbr>, <abbr title="Hédi Boufaïed">HB</abbr>, <abbr title="Arnaud Cavanié">AC</abbr>, <abbr title="Vincent Stehlé">VS</abbr>), pp. 449–464.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-FrankeO.html">CC-2001-FrankeO</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/pointer.html" title="pointer">#pointer</a></span></dt><dd>Compiler Transformation of Pointers to Explicit Array Accesses in DSP Applications (<abbr title="Björn Franke">BF</abbr>, <abbr title="Michael F. P. O'Boyle">MFPO</abbr>), pp. 69–85.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-OM-2001-GranstonSZ.html">LCTES-OM-2001-GranstonSZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Software Pipelining Irregular Loops on the TMS320C6000 VLIW DSP Architecture (<abbr title="Elana D. Granston">EDG</abbr>, <abbr title="Eric Stotzer">ES</abbr>, <abbr title="Joe Zbiciak">JZ</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-CurrieHR.html">DAC-2000-CurrieHR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic formal verification of DSP software (<abbr title="David W. Currie">DWC</abbr>, <abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Sreeranga P. Rajan">SPR</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-WangKS.html">DAC-2000-WangKS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Michael Kirkpatrick">MK</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-ChoiYLPK.html">DAC-1999-ChoiYLPK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Ju Hwan Yi">JHY</abbr>, <abbr title="Jong-Yeol Lee">JYL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 939–944.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-GuerraFTSTZ.html">DAC-1999-GuerraFTSTZ</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification (<abbr title="Lisa M. Guerra">LMG</abbr>, <abbr title="Joachim Fitzner">JF</abbr>, <abbr title="Dipankar Talukdar">DT</abbr>, <abbr title="Chris Schläger">CS</abbr>, <abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Vojin Zivojnovic">VZ</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KalavadeOAS.html">DAC-1999-KalavadeOAS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Software Environment for a Multiprocessor DSP (<abbr title="Asawaree Kalavade">AK</abbr>, <abbr title="Joe Othmer">JO</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>, <abbr title="Kanwar Jit Singh">KJS</abbr>), pp. 827–830.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-KaulVGO.html">DAC-1999-KaulVGO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Iyad Ouaiss">IO</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PeesHZM.html">DAC-1999-PeesHZM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>LISA — Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures (<abbr title="Stefan Pees">SP</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Vojin Zivojnovic">VZ</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 933–938.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-PegatoquetGAB.html">DAC-1999-PegatoquetGAB</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span></dt><dd>Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations (<abbr title="Alain Pegatoquet">AP</abbr>, <abbr title="Emmanuel Gresset">EG</abbr>, <abbr title="Michel Auguin">MA</abbr>, <abbr title="Luc Bianco">LB</abbr>), pp. 823–826.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-CmarRSVB.html">DATE-1999-CmarRSVB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fixpoint.html" title="fixpoint">#fixpoint</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>A Methodology and Design Environment for DSP ASIC Fixed-Point Refinement (<abbr title="Radim Cmar">RC</abbr>, <abbr title="Luc Rijnders">LR</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), p. 271–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-EijkJMT.html">DATE-1999-EijkJMT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Identification and Exploitation of Symmetries in DSP Algorithms (<abbr title="C. A. J. van Eijk">CAJvE</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>), pp. 602–608.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-EcksteinK.html">LCTES-1999-EcksteinK</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Minimizing Cost of Local Variables Access for DSP-Processors (<abbr title="Erik Eckstein">EE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 20–27.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-StotzerL.html">LCTES-1999-StotzerL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Modulo Scheduling for the TMS320C6x VLIW DSP Architecture (<abbr title="Eric Stotzer">ES</abbr>, <abbr title="Ernst L. Leiss">ELL</abbr>), pp. 28–34.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-SuttonSR.html">DAC-1998-SuttonSR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Multiprocessor DSP System Using PADDI-2 (<abbr title="Roy A. Sutton">RAS</abbr>, <abbr title="Vason P. Srini">VPS</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 62–65.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-WittenburgHKOBLKP.html">DAC-1998-WittenburgHKOBLKP</a> <span class="tag"><a href="../tag/image.html" title="image">#image</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Realization of a Programmable Parallel DSP for High Performance Image Processing Applications (<abbr title="Jens Peter Wittenburg">JPW</abbr>, <abbr title="Willm Hinrichs">WH</abbr>, <abbr title="Johannes Kneip">JK</abbr>, <abbr title="Martin Ohmacht">MO</abbr>, <abbr title="Mladen Berekovic">MB</abbr>, <abbr title="Hanno Lieske">HL</abbr>, <abbr title="Helge Kloos">HK</abbr>, <abbr title="Peter Pirsch">PP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-YangKNCSRKLLKYKLHKKPPLHPK.html">DAC-1998-YangKNCSRKLLKYKLHKKPPLHPK</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>MetaCore: An Application Specific DSP Development System (<abbr title="Jin-Hyuk Yang">JHY</abbr>, <abbr title="Byoung-Woon Kim">BWK</abbr>, <abbr title="Sang-Jun Nam">SJN</abbr>, <abbr title="Jang-Ho Cho">JHC</abbr>, <abbr title="Sung-Won Seo">SWS</abbr>, <abbr title="Chang-Ho Ryu">CHR</abbr>, <abbr title="Young-Su Kwon">YSK</abbr>, <abbr title="Dae-Hyun Lee">DHL</abbr>, <abbr title="Jong-Yeol Lee">JYL</abbr>, <abbr title="Jong-Sun Kim">JSK</abbr>, <abbr title="Hyun-Dhong Yoon">HDY</abbr>, <abbr title="Jae-Yeol Kim">JYK</abbr>, <abbr title="Kun-Moo Lee">KML</abbr>, <abbr title="Chan-Soo Hwang">CSH</abbr>, <abbr title="In-Hyung Kim">IHK</abbr>, <abbr title="Jun Sung Kim">JSK</abbr>, <abbr title="Kwang-Il Park">KIP</abbr>, <abbr title="Kyu Ho Park">KHP</abbr>, <abbr title="Yong Hoon Lee">YHL</abbr>, <abbr title="Seung Ho Hwang">SHH</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 800–803.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-BasuLM.html">DATE-1998-BasuLM</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Register-Constrained Address Computation in DSP Programs (<abbr title="Anupam Basu">AB</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Peter Marwedel">PM</abbr>), pp. 929–930.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ZhaoP.html">DATE-1998-ZhaoP</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing DSP Cores Based on Self-Test Programs (<abbr title="Wei Zhao">WZ</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 166–172.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1998-Campbell.html">LCTES-1998-Campbell</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Evaluating ASIC, DSP, and RISC Architectures for Embedded Applications (<abbr title="Marc Campbell">MC</abbr>), p. 261.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-AdeLP.html">DAC-1997-AdeLP</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets (<abbr title="Marleen Adé">MA</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="J. A. Peperstraete">JAP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-HeinPK.html">DAC-1997-HeinPK</a> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>RASSP Virtual Prototyping of DSP Systems (<abbr title="C. Hein">CH</abbr>, <abbr title="J. Pridgen">JP</abbr>, <abbr title="W. Kline">WK</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-SudarsanamLD.html">DAC-1997-SudarsanamLD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures (<abbr title="Ashok Sudarsanam">AS</abbr>, <abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-LeijtenMTJ.html">EDTC-1997-LeijtenMTJ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/data-driven.html" title="data-driven">#data-driven</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>PROPHID: a data-driven multi-processor architecture for high-performance DSP (<abbr title="Jeroen A. J. Leijten">JAJL</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), p. 611.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-GoodbyO.html">DAC-1996-GoodbyO</a> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LiaoDKTW.html">DAC-1995-LiaoDKTW</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Code Optimization Techniques for Embedded DSP Microprocessors (<abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Steven W. K. Tjiang">SWKT</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-TimmerSMJ.html">DAC-1995-TimmerSMJ</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores (<abbr title="Adwin H. Timmer">AHT</abbr>, <abbr title="Marino T. J. Strik">MTJS</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-HuangR.html">EDAC-1994-HuangR</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Maximizing the Throughput of High Performance DSP Applications Using Behavioral Transformations (<abbr title="Shan-Hsi Huang">SHH</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LiemMP.html">EDAC-1994-LiemMP</a> <span class="tag"><a href="../tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Instruction-Set Matching and Selection for DSP and ASIP Code Generation (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Trevor C. May">TCM</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>), pp. 31–37.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-SchoofsGM.html">EDAC-1994-SchoofsGM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Signal Type Optimisation in the Design of Time-Multiplexed DSP Architectures (<abbr title="Koen Schoofs">KS</abbr>, <abbr title="Gert Goossens">GG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 502–506.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-SharmaJ.html">DAC-1993-SharmaJ</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>InSyn: Integrated Scheduling for DSP Applications (<abbr title="Alok Sharma">AS</abbr>, <abbr title="Rajiv Jain">RJ</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-NoteGCM.html">DAC-1991-NoteGCM</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications (<abbr title="Stefaan Note">SN</abbr>, <abbr title="Werner Geurts">WG</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-CaiNSM.html">DAC-1990-CaiNSM</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Data Path Layout Assembler for High Performance DSP Circuits (<abbr title="H. Cai">HC</abbr>, <abbr title="Stefaan Note">SN</abbr>, <abbr title="Paul Six">PS</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GoossensVM.html">DAC-1989-GoossensVM</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Loop Optimization in Register-Transfer Scheduling for DSP-Systems (<abbr title="Gert Goossens">GG</abbr>, <abbr title="Joos Vandewalle">JV</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 826–831.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>