##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
		5.3::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1KHz                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1KHz(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                   | Frequency: 60.46 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                   | Target: 24.00 MHz  | 
Clock: UART_PC_IntClock            | Frequency: 58.45 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          25988       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_PC_IntClock  41666.7          25128       N/A              N/A         N/A              N/A         N/A              N/A         
UART_PC_IntClock  UART_PC_IntClock  1.30417e+007     13024558    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase    
-------------  ------------  ------------------  
TxD_PC(0)_PAD  31722         UART_PC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                               iocell1         2009   2009  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/main_1         macrocell6      5481   7490  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  10840  25128  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2229  13069  25128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_PC_IntClock
**********************************************
Clock: UART_PC_IntClock
Frequency: 58.45 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024558p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11748
-------------------------------------   ----- 
End-of-path arrival time (ps)           11748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    4834   6084  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350   9434  13024558  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2314  11748  13024558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u2\/sir
Capture Clock  : \PRS:sC24:PRSdp:u2\/clock
Path slack     : 25988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cfbo       datapathcell4   3450   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cfbi       datapathcell5      0   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/sol_msb    datapathcell5   4720  12659  25988  RISE       1
\PRS:sC24:PRSdp:u2\/sir        datapathcell6      0  12659  25988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PC_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                               iocell1         2009   2009  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/main_1         macrocell6      5481   7490  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  10840  25128  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2229  13069  25128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_PC_IntClock:R vs. UART_PC_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024558p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11748
-------------------------------------   ----- 
End-of-path arrival time (ps)           11748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    4834   6084  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350   9434  13024558  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2314  11748  13024558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25128p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                               iocell1         2009   2009  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/main_1         macrocell6      5481   7490  25128  RISE       1
\UART_PC:BUART:rx_postpoll\/q              macrocell6      3350  10840  25128  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2229  13069  25128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u2\/sir
Capture Clock  : \PRS:sC24:PRSdp:u2\/clock
Path slack     : 25988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12659
-------------------------------------   ----- 
End-of-path arrival time (ps)           12659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cfbo       datapathcell4   3450   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cfbi       datapathcell5      0   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/sol_msb    datapathcell5   4720  12659  25988  RISE       1
\PRS:sC24:PRSdp:u2\/sir        datapathcell6      0  12659  25988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u2\/cfbi
Capture Clock  : \PRS:sC24:PRSdp:u2\/clock
Path slack     : 26008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5890
------------------------------------------------   ----- 
End-of-path required time (ps)                     35777

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cfbo       datapathcell4   3450   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cfbi       datapathcell5      0   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cfbo       datapathcell5   1830   9769  26008  RISE       1
\PRS:sC24:PRSdp:u2\/cfbi       datapathcell6      0   9769  26008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u1\/sir
Capture Clock  : \PRS:sC24:PRSdp:u1\/clock
Path slack     : 27198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  25988  RISE       1
\PRS:sC24:PRSdp:u0\/sol_msb    datapathcell4   6960  11449  27198  RISE       1
\PRS:sC24:PRSdp:u1\/sir        datapathcell5      0  11449  27198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u1\/clock                                   datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u1\/cfbi
Capture Clock  : \PRS:sC24:PRSdp:u1\/clock
Path slack     : 27838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5890
------------------------------------------------   ----- 
End-of-path required time (ps)                     35777

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cfbo       datapathcell4   3450   7939  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cfbi       datapathcell5      0   7939  27838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u1\/clock                                   datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u2\/cs_addr_0
Capture Clock  : \PRS:sC24:PRSdp:u2\/clock
Path slack     : 28106p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u2\/cs_addr_0  datapathcell6   4221   5431  28106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u1\/cs_addr_0
Capture Clock  : \PRS:sC24:PRSdp:u1\/clock
Path slack     : 29009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u1\/cs_addr_0  datapathcell5   3318   4528  29009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u1\/clock                                   datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u0\/cs_addr_0
Capture Clock  : \PRS:sC24:PRSdp:u0\/clock
Path slack     : 29048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/cs_addr_0  datapathcell4   3279   4489  29048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u0\/clock                                   datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 29808p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8349
-------------------------------------   ---- 
End-of-path arrival time (ps)           8349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                       iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:rx_state_0\/main_9  macrocell17   6340   8349  29808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 29926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                       iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:rx_state_2\/main_8  macrocell20   6221   8230  29926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PC:BUART:pollcount_0\/clock_0
Path slack     : 30667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                        iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:pollcount_0\/main_2  macrocell24   5481   7490  30667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PC:BUART:pollcount_1\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                        iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:pollcount_1\/main_3  macrocell23   5469   7478  30679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                        iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:rx_status_3\/main_6  macrocell25   5469   7478  30679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxD_PC(0)/fb
Path End       : \UART_PC:BUART:rx_last\/main_0
Capture Clock  : \UART_PC:BUART:rx_last\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_PC_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxD_PC(0)/in_clock                                          iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RxD_PC(0)/fb                    iocell1       2009   2009  25128  RISE       1
\UART_PC:BUART:rx_last\/main_0  macrocell26   5469   7478  30679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:sC24:PRSdp:u2\/cmsbo
Path End       : \PRS:sC24:PRSdp:u0\/cmsbi
Capture Clock  : \PRS:sC24:PRSdp:u0\/clock
Path slack     : 32127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6730
------------------------------------------------   ----- 
End-of-path required time (ps)                     34937

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2810
-------------------------------------   ---- 
End-of-path arrival time (ps)           2810
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\PRS:sC24:PRSdp:u2\/cmsbo  datapathcell6   1540   1540  28447  RISE       1
\PRS:sC24:PRSdp:u1\/cmsbi  datapathcell5      0   1540  28447  RISE       1
\PRS:sC24:PRSdp:u1\/cmsbo  datapathcell5   1270   2810  28447  RISE       1
\PRS:sC24:PRSdp:u0\/cmsbi  datapathcell4      0   2810  32127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u0\/clock                                   datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u2\/clk_en
Capture Clock  : \PRS:sC24:PRSdp:u2\/clock
Path slack     : 33991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u2\/clk_en     datapathcell6   4366   5576  33991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u2\/clock                                   datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u1\/clk_en
Capture Clock  : \PRS:sC24:PRSdp:u1\/clock
Path slack     : 34918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u1\/clk_en     datapathcell5   3438   4648  34918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u1\/clock                                   datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC24:PRSdp:u0\/clk_en
Capture Clock  : \PRS:sC24:PRSdp:u0\/clock
Path slack     : 34919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                   controlcell1        0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210  25988  RISE       1
\PRS:sC24:PRSdp:u0\/clk_en     datapathcell4   3438   4648  34919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PRS:sC24:PRSdp:u0\/clock                                   datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024558p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11748
-------------------------------------   ----- 
End-of-path arrival time (ps)           11748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q     macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/main_0  macrocell5    4834   6084  13024558  RISE       1
\UART_PC:BUART:rx_counter_load\/q       macrocell5    3350   9434  13024558  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/load   count7cell    2314  11748  13024558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025191p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q                      macrocell12     1250   1250  13025191  RISE       1
\UART_PC:BUART:counter_load_not\/main_0           macrocell2      3377   4627  13025191  RISE       1
\UART_PC:BUART:counter_load_not\/q                macrocell2      3350   7977  13025191  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  10286  13025191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_PC:BUART:sTX:TxSts\/clock
Path slack     : 13027657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13509
-------------------------------------   ----- 
End-of-path arrival time (ps)           13509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027657  RISE       1
\UART_PC:BUART:tx_status_0\/main_3                 macrocell3      3672   7252  13027657  RISE       1
\UART_PC:BUART:tx_status_0\/q                      macrocell3      3350  10602  13027657  RISE       1
\UART_PC:BUART:sTX:TxSts\/status_0                 statusicell1    2908  13509  13027657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13028060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  13028060  RISE       1
\UART_PC:BUART:tx_state_1\/main_5  macrocell12   8847  10097  13028060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13028060p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  13028060  RISE       1
\UART_PC:BUART:tx_state_2\/main_5  macrocell14   8847  10097  13028060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 13028354p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12812
-------------------------------------   ----- 
End-of-path arrival time (ps)           12812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028354  RISE       1
\UART_PC:BUART:rx_status_4\/main_1                 macrocell7      3572   7152  13028354  RISE       1
\UART_PC:BUART:rx_status_4\/q                      macrocell7      3350  10502  13028354  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_4                 statusicell2    2311  12812  13028354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:txn\/main_6
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13028614p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_bitclk\/q  macrocell15   1250   1250  13028060  RISE       1
\UART_PC:BUART:txn\/main_6   macrocell11   8292   9542  13028614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029000p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q                macrocell17     1250   1250  13026611  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5407   6657  13029000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029623p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8534
-------------------------------------   ---- 
End-of-path arrival time (ps)           8534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q               macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_1  macrocell22   7284   8534  13029623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13030175p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q        macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_status_3\/main_1  macrocell25   6731   7981  13030175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030269p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  13030269  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4138   5388  13030269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031020p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q                macrocell12     1250   1250  13025191  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3387   4637  13031020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031094p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  13024558  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3313   4563  13031094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031157p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q                macrocell13     1250   1250  13025326  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3249   4499  13031157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_load_fifo\/q
Path End       : \UART_PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_load_fifo\/q            macrocell18     1250   1250  13029478  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5887   7137  13031399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_PC:BUART:txn\/main_3
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13031460p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031460  RISE       1
\UART_PC:BUART:txn\/main_3                macrocell11     2326   6696  13031460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PC:BUART:tx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13031487p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027657  RISE       1
\UART_PC:BUART:tx_state_0\/main_3                  macrocell13     3090   6670  13031487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_0  macrocell18   5401   6651  13031506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13031506p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_state_2\/main_0    macrocell20   5401   6651  13031506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_bitclk\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13031541p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  13028060  RISE       1
\UART_PC:BUART:tx_state_0\/main_5  macrocell13   5365   6615  13031541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13031954p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q        macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_status_3\/main_4  macrocell25   4953   6203  13031954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031966p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q               macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_3  macrocell22   4940   6190  13031966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_1\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13032027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_1\/q      macrocell23   1250   1250  13027908  RISE       1
\UART_PC:BUART:rx_state_0\/main_8  macrocell17   4880   6130  13032027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13032072p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_state_0\/main_0    macrocell17   4834   6084  13032072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13032072p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_state_3\/main_0    macrocell19   4834   6084  13032072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032386p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3271
-------------------------------------   ---- 
End-of-path arrival time (ps)           3271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026237  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3081   3271  13032386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13032753p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030269  RISE       1
\UART_PC:BUART:rx_status_3\/main_2  macrocell25   4154   5404  13032753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_1\/q
Path End       : \UART_PC:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PC:BUART:pollcount_1\/clock_0
Path slack     : 13032925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_1\/q       macrocell23   1250   1250  13027908  RISE       1
\UART_PC:BUART:pollcount_1\/main_2  macrocell23   3981   5231  13032925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_1\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13032925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_1\/q       macrocell23   1250   1250  13027908  RISE       1
\UART_PC:BUART:rx_status_3\/main_5  macrocell25   3981   5231  13032925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PC:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PC:BUART:pollcount_1\/clock_0
Path slack     : 13033136p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033136  RISE       1
\UART_PC:BUART:pollcount_1\/main_1        macrocell23   3080   5020  13033136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PC:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PC:BUART:pollcount_0\/clock_0
Path slack     : 13033142p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033136  RISE       1
\UART_PC:BUART:pollcount_0\/main_1        macrocell24   3075   5015  13033142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PC:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PC:BUART:pollcount_1\/clock_0
Path slack     : 13033142p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033142  RISE       1
\UART_PC:BUART:pollcount_1\/main_0        macrocell23   3074   5014  13033142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PC:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PC:BUART:pollcount_0\/clock_0
Path slack     : 13033154p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033142  RISE       1
\UART_PC:BUART:pollcount_0\/main_0        macrocell24   3062   5002  13033154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13033249p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q        macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_status_3\/main_3  macrocell25   3658   4908  13033249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q               macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_2  macrocell22   3646   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033136  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_1   macrocell21   2913   4853  13033304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_0\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_0\/q       macrocell24   1250   1250  13028675  RISE       1
\UART_PC:BUART:rx_state_0\/main_10  macrocell17   3602   4852  13033304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033308p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033142  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_0   macrocell21   2908   4848  13033308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033322p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033322  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/main_2   macrocell21   2895   4835  13033322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_7       macrocell18   2818   4758  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13033399p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\UART_PC:BUART:rx_state_2\/main_7         macrocell20   2818   4758  13033399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\UART_PC:BUART:rx_state_0\/main_7         macrocell17   2817   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PC:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13033400p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033399  RISE       1
\UART_PC:BUART:rx_state_3\/main_7         macrocell19   2817   4757  13033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033404  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_5       macrocell18   2813   4753  13033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13033404p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033404  RISE       1
\UART_PC:BUART:rx_state_2\/main_5         macrocell20   2813   4753  13033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033404  RISE       1
\UART_PC:BUART:rx_state_0\/main_5         macrocell17   2795   4735  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PC:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033404  RISE       1
\UART_PC:BUART:rx_state_3\/main_5         macrocell19   2795   4735  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_state_0\/main_4  macrocell17   3462   4712  13033444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13033444p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_state_3\/main_4  macrocell19   3462   4712  13033444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:txn\/main_1
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13033529p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q  macrocell12   1250   1250  13025191  RISE       1
\UART_PC:BUART:txn\/main_1    macrocell11   3378   4628  13033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 13033529p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q      macrocell12   1250   1250  13025191  RISE       1
\UART_PC:BUART:tx_bitclk\/main_0  macrocell15   3378   4628  13033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13033530p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell12   1250   1250  13025191  RISE       1
\UART_PC:BUART:tx_state_1\/main_0  macrocell12   3377   4627  13033530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13033530p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell12   1250   1250  13025191  RISE       1
\UART_PC:BUART:tx_state_2\/main_0  macrocell14   3377   4627  13033530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_PC:BUART:rx_state_0\/main_6         macrocell17   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_PC:BUART:rx_state_3\/main_6         macrocell19   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_6       macrocell18   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PC:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_PC:BUART:rx_state_2\/main_6         macrocell20   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_status_3\/main_0   macrocell25   3301   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13033651p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell13   1250   1250  13025326  RISE       1
\UART_PC:BUART:tx_state_0\/main_1  macrocell13   3256   4506  13033651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:txn\/main_2
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q  macrocell13   1250   1250  13025326  RISE       1
\UART_PC:BUART:txn\/main_2    macrocell11   3254   4504  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q      macrocell13   1250   1250  13025326  RISE       1
\UART_PC:BUART:tx_bitclk\/main_1  macrocell15   3254   4504  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell13   1250   1250  13025326  RISE       1
\UART_PC:BUART:tx_state_1\/main_1  macrocell12   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_0\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_0\/q       macrocell13   1250   1250  13025326  RISE       1
\UART_PC:BUART:tx_state_2\/main_1  macrocell14   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033724p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_ctrl_mark_last\/clock_0                  macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  13024558  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/main_0  macrocell22   3183   4433  13033724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_stop1_reg\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q         macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_4  macrocell18   3170   4420  13033736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_2\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13033736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_2\/q       macrocell20   1250   1250  13025931  RISE       1
\UART_PC:BUART:rx_state_2\/main_4  macrocell20   3170   4420  13033736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_1\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_0
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13033787p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_1\/q       macrocell12   1250   1250  13025191  RISE       1
\UART_PC:BUART:tx_state_0\/main_0  macrocell13   3119   4369  13033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_1\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13033809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell14   1250   1250  13025470  RISE       1
\UART_PC:BUART:tx_state_1\/main_3  macrocell12   3097   4347  13033809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13033809p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell14   1250   1250  13025470  RISE       1
\UART_PC:BUART:tx_state_2\/main_3  macrocell14   3097   4347  13033809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_state_0\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_2\/q       macrocell14   1250   1250  13025470  RISE       1
\UART_PC:BUART:tx_state_0\/main_4  macrocell13   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030269  RISE       1
\UART_PC:BUART:rx_state_0\/main_2   macrocell17   3094   4344  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030269  RISE       1
\UART_PC:BUART:rx_state_3\/main_2   macrocell19   3094   4344  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  13030269  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_2  macrocell18   3081   4331  13033826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_bitclk_enable\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13033826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_bitclk_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  13030269  RISE       1
\UART_PC:BUART:rx_state_2\/main_2   macrocell20   3081   4331  13033826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:txn\/main_4
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13033937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_2\/q  macrocell14   1250   1250  13025470  RISE       1
\UART_PC:BUART:txn\/main_4    macrocell11   2970   4220  13033937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:tx_state_2\/q
Path End       : \UART_PC:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 13033937p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:tx_state_2\/q      macrocell14   1250   1250  13025470  RISE       1
\UART_PC:BUART:tx_bitclk\/main_3  macrocell15   2970   4220  13033937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_last\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13034045p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4112
-------------------------------------   ---- 
End-of-path arrival time (ps)           4112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_last\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_last\/q          macrocell26   1250   1250  13034045  RISE       1
\UART_PC:BUART:rx_state_2\/main_9  macrocell20   2862   4112  13034045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_state_0\/main_1  macrocell17   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_state_3\/main_1  macrocell19   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q         macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_1  macrocell18   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_0\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_0\/q       macrocell17   1250   1250  13026611  RISE       1
\UART_PC:BUART:rx_state_2\/main_1  macrocell20   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_0\/q
Path End       : \UART_PC:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PC:BUART:pollcount_1\/clock_0
Path slack     : 13034197p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_0\/q       macrocell24   1250   1250  13028675  RISE       1
\UART_PC:BUART:pollcount_1\/main_4  macrocell23   2710   3960  13034197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_0\/q
Path End       : \UART_PC:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PC:BUART:rx_status_3\/clock_0
Path slack     : 13034197p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3960
-------------------------------------   ---- 
End-of-path arrival time (ps)           3960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_0\/q       macrocell24   1250   1250  13028675  RISE       1
\UART_PC:BUART:rx_status_3\/main_7  macrocell25   2710   3960  13034197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:pollcount_0\/q
Path End       : \UART_PC:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PC:BUART:pollcount_0\/clock_0
Path slack     : 13034214p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:pollcount_0\/q       macrocell24   1250   1250  13028675  RISE       1
\UART_PC:BUART:pollcount_0\/main_3  macrocell24   2692   3942  13034214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:pollcount_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:txn\/q
Path End       : \UART_PC:BUART:txn\/main_0
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13034278p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:txn\/q       macrocell11   1250   1250  13034278  RISE       1
\UART_PC:BUART:txn\/main_0  macrocell11   2629   3879  13034278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q         macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_load_fifo\/main_3  macrocell18   2605   3855  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_load_fifo\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_2\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_state_2\/main_3  macrocell20   2605   3855  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_0\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_state_0\/main_3  macrocell17   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_state_3\/q
Path End       : \UART_PC:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PC:BUART:rx_state_3\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_state_3\/q       macrocell19   1250   1250  13026796  RISE       1
\UART_PC:BUART:rx_state_3\/main_3  macrocell19   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_state_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_PC:BUART:tx_bitclk\/clock_0
Path slack     : 13034570p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3586
-------------------------------------   ---- 
End-of-path arrival time (ps)           3586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026237  RISE       1
\UART_PC:BUART:tx_bitclk\/main_2                macrocell15     3396   3586  13034570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_bitclk\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13034576p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026237  RISE       1
\UART_PC:BUART:tx_state_1\/main_2               macrocell12     3391   3581  13034576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13034576p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026237  RISE       1
\UART_PC:BUART:tx_state_2\/main_2               macrocell14     3391   3581  13034576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_PC:BUART:tx_state_0\/main_2
Capture Clock  : \UART_PC:BUART:tx_state_0\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026237  RISE       1
\UART_PC:BUART:tx_state_0\/main_2               macrocell13     3375   3565  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_0\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:txn\/main_5
Capture Clock  : \UART_PC:BUART:txn\/clock_0
Path slack     : 13035176p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           2981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035176  RISE       1
\UART_PC:BUART:txn\/main_5                      macrocell11     2791   2981  13035176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:txn\/clock_0                                macrocell11         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_1\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_1\/clock_0
Path slack     : 13035180p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2976
-------------------------------------   ---- 
End-of-path arrival time (ps)           2976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035176  RISE       1
\UART_PC:BUART:tx_state_1\/main_4               macrocell12     2786   2976  13035180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_PC:BUART:tx_state_2\/main_4
Capture Clock  : \UART_PC:BUART:tx_state_2\/clock_0
Path slack     : 13035180p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2976
-------------------------------------   ---- 
End-of-path arrival time (ps)           2976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035176  RISE       1
\UART_PC:BUART:tx_state_2\/main_4               macrocell14     2786   2976  13035180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:tx_state_2\/clock_0                         macrocell14         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PC:BUART:rx_status_3\/q
Path End       : \UART_PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PC:BUART:sRX:RxSts\/clock
Path slack     : 13036298p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (UART_PC_IntClock:R#1 vs. UART_PC_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:rx_status_3\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_PC:BUART:rx_status_3\/q       macrocell25    1250   1250  13036298  RISE       1
\UART_PC:BUART:sRX:RxSts\/status_3  statusicell2   3619   4869  13036298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_PC:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

