Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SCPU_TOP_behav xil_defaultlib.tb_SCPU_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'Zero' [C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/SCPU_TOP.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/32530/Desktop/fpga/lab5_1/lab5_1.srcs/sources_1/new/SCPU_TOP.v:280]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.SCPU_TOP
Compiling module xil_defaultlib.tb_SCPU_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SCPU_TOP_behav
