

================================================================
== Vitis HLS Report for 'parse_optional_header_fields'
================================================================
* Date:           Sat Mar 18 14:39:05 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.304 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1300|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       82|    -|
|Register             |        -|     -|      342|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      342|     1382|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |sub_ln886_fu_201_p2               |         -|   0|  0|    12|           4|           4|
    |ap_condition_162                  |       and|   0|  0|     2|           1|           1|
    |ap_condition_44                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op53_write_state2    |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op54_write_state2    |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op55_write_state2    |       and|   0|  0|     2|           1|           1|
    |tmp_i_328_nbreadreq_fu_70_p3      |       and|   0|  0|     2|           1|           0|
    |tmp_i_nbreadreq_fu_62_p3          |       and|   0|  0|     2|           1|           0|
    |icmp_ln1064_fu_185_p2             |      icmp|   0|  0|    11|           8|           8|
    |r_fu_225_p2                       |      lshr|   0|  0|  1255|         320|         320|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|     2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  1300|         343|         342|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_mux_optionLength_V_1_phi_fu_101_p8  |  14|          3|    8|         24|
    |dataOffset_V_1                             |   9|          2|    4|          8|
    |fields_V                                   |   9|          2|  320|        640|
    |rxEng_dataOffsetFifo_blk_n                 |   9|          2|    1|          2|
    |rxEng_optionalFieldsFifo_blk_n             |   9|          2|    1|          2|
    |rxEng_winScaleFifo_blk_n                   |   9|          2|    1|          2|
    |rxEng_winScaleFifo_din                     |  14|          3|    4|         12|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  82|         18|  340|        692|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |dataOffset_V_1           |    4|   0|    4|          0|
    |fields_V                 |  320|   0|  320|          0|
    |icmp_ln1064_reg_256      |    1|   0|    1|          0|
    |optionKind_reg_247       |    8|   0|    8|          0|
    |p_03_reg_251             |    4|   0|    4|          0|
    |state_4                  |    1|   0|    1|          0|
    |state_4_load_reg_237     |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  342|   0|  342|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  parse_optional_header_fields|  return value|
|rxEng_dataOffsetFifo_dout         |   in|    4|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_dataOffsetFifo_empty_n      |   in|    1|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_dataOffsetFifo_read         |  out|    1|     ap_fifo|          rxEng_dataOffsetFifo|       pointer|
|rxEng_optionalFieldsFifo_dout     |   in|  320|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_optionalFieldsFifo_empty_n  |   in|    1|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_optionalFieldsFifo_read     |  out|    1|     ap_fifo|      rxEng_optionalFieldsFifo|       pointer|
|rxEng_winScaleFifo_din            |  out|    4|     ap_fifo|            rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_full_n         |   in|    1|     ap_fifo|            rxEng_winScaleFifo|       pointer|
|rxEng_winScaleFifo_write          |  out|    1|     ap_fifo|            rxEng_winScaleFifo|       pointer|
+----------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln645 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:645]   --->   Operation 15 'specpipeline' 'specpipeline_ln645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_4_load = load i1 %state_4"   --->   Operation 16 'load' 'state_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dataOffset_V_1_load = load i4 %dataOffset_V_1"   --->   Operation 17 'load' 'dataOffset_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = load i320 %fields_V"   --->   Operation 18 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln657 = br i1 %state_4_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:657]   --->   Operation 19 'br' 'br_ln657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_dataOffsetFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (!state_4_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln660 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:660]   --->   Operation 21 'br' 'br_ln660' <Predicate = (!state_4_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_328 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i320P0A, i320 %rxEng_optionalFieldsFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 22 'nbreadreq' 'tmp_i_328' <Predicate = (!state_4_load & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln660 = br i1 %tmp_i_328, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:660]   --->   Operation 23 'br' 'br_ln660' <Predicate = (!state_4_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%rxEng_dataOffsetFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_dataOffsetFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'rxEng_dataOffsetFifo_read' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln144 = store i4 %rxEng_dataOffsetFifo_read, i4 %dataOffset_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'store' 'store_ln144' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%rxEng_optionalFieldsFifo_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'rxEng_optionalFieldsFifo_read' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln144 = store i320 %rxEng_optionalFieldsFifo_read, i320 %fields_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'store' 'store_ln144' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %state_4"   --->   Operation 28 'store' 'store_ln0' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln666 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:666]   --->   Operation 29 'br' 'br_ln666' <Predicate = (!state_4_load & tmp_i & tmp_i_328)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln667 = br void %parse_optional_header_fields.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:667]   --->   Operation 30 'br' 'br_ln667' <Predicate = (!state_4_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%optionKind = trunc i320 %p_Val2_s"   --->   Operation 31 'trunc' 'optionKind' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%optionLength_V = partselect i8 @_ssdm_op_PartSelect.i8.i320.i32.i32, i320 %p_Val2_s, i32 8, i32 15"   --->   Operation 32 'partselect' 'optionLength_V' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "%switch_ln672 = switch i8 %optionKind, void, i8 0, void, i8 1, void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i, i8 3, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:672]   --->   Operation 33 'switch' 'switch_ln672' <Predicate = (state_4_load)> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_03 = partselect i4 @_ssdm_op_PartSelect.i4.i320.i32.i32, i320 %p_Val2_s, i32 16, i32 19"   --->   Operation 34 'partselect' 'p_03' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 35 'store' 'store_ln0' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln686 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:686]   --->   Operation 36 'br' 'br_ln686' <Predicate = (state_4_load & optionKind == 3)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 37 'store' 'store_ln0' <Predicate = (state_4_load & optionKind == 0)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln678 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:678]   --->   Operation 38 'br' 'br_ln678' <Predicate = (state_4_load & optionKind == 0)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1064 = zext i4 %dataOffset_V_1_load"   --->   Operation 39 'zext' 'zext_ln1064' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %zext_ln1064, i8 %optionLength_V"   --->   Operation 40 'icmp' 'icmp_ln1064' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln688 = br i1 %icmp_ln1064, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:688]   --->   Operation 41 'br' 'br_ln688' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %state_4"   --->   Operation 42 'store' 'store_ln0' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln694 = br void %_ZNK11ap_int_baseILi320ELb0EErsILi40EEE7ap_uintILi320EERKS_IXT_ELb1EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:694]   --->   Operation 43 'br' 'br_ln694' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%optionLength_V_1 = phi i8 %optionLength_V, void %._crit_edge2.i, i8 %optionLength_V, void, i8 %optionLength_V, void, i8 1, void"   --->   Operation 44 'phi' 'optionLength_V_1' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln886 = trunc i8 %optionLength_V_1"   --->   Operation 45 'trunc' 'trunc_ln886' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%sub_ln886 = sub i4 %dataOffset_V_1_load, i4 %trunc_ln886"   --->   Operation 46 'sub' 'sub_ln886' <Predicate = (state_4_load)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln886 = store i4 %sub_ln886, i4 %dataOffset_V_1"   --->   Operation 47 'store' 'store_ln886' <Predicate = (state_4_load)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %optionLength_V_1, i3 0"   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln993 = zext i11 %shl_ln"   --->   Operation 49 'zext' 'zext_ln993' <Predicate = (state_4_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.26ns)   --->   "%r = lshr i320 %p_Val2_s, i320 %zext_ln993"   --->   Operation 50 'lshr' 'r' <Predicate = (state_4_load)> <Delay = 1.26> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln697 = store i320 %r, i320 %fields_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:697]   --->   Operation 51 'store' 'store_ln697' <Predicate = (state_4_load)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln698 = br void %parse_optional_header_fields.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:698]   --->   Operation 52 'br' 'br_ln698' <Predicate = (state_4_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 53 'write' 'write_ln173' <Predicate = (state_4_load & optionKind == 3)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'write' 'write_ln173' <Predicate = (state_4_load & optionKind == 0)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo, i4 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'write' 'write_ln173' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln693 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:693]   --->   Operation 56 'br' 'br_ln693' <Predicate = (state_4_load & optionKind != 0 & optionKind != 1 & optionKind != 3 & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataOffset_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ fields_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataOffsetFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_optionalFieldsFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_winScaleFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specinterface_ln0             (specinterface ) [ 000]
specpipeline_ln645            (specpipeline  ) [ 000]
state_4_load                  (load          ) [ 011]
dataOffset_V_1_load           (load          ) [ 000]
p_Val2_s                      (load          ) [ 000]
br_ln657                      (br            ) [ 000]
tmp_i                         (nbreadreq     ) [ 010]
br_ln660                      (br            ) [ 000]
tmp_i_328                     (nbreadreq     ) [ 010]
br_ln660                      (br            ) [ 000]
rxEng_dataOffsetFifo_read     (read          ) [ 000]
store_ln144                   (store         ) [ 000]
rxEng_optionalFieldsFifo_read (read          ) [ 000]
store_ln144                   (store         ) [ 000]
store_ln0                     (store         ) [ 000]
br_ln666                      (br            ) [ 000]
br_ln667                      (br            ) [ 000]
optionKind                    (trunc         ) [ 011]
optionLength_V                (partselect    ) [ 000]
switch_ln672                  (switch        ) [ 000]
p_03                          (partselect    ) [ 011]
store_ln0                     (store         ) [ 000]
br_ln686                      (br            ) [ 000]
store_ln0                     (store         ) [ 000]
br_ln678                      (br            ) [ 000]
zext_ln1064                   (zext          ) [ 000]
icmp_ln1064                   (icmp          ) [ 011]
br_ln688                      (br            ) [ 000]
store_ln0                     (store         ) [ 000]
br_ln694                      (br            ) [ 000]
optionLength_V_1              (phi           ) [ 000]
trunc_ln886                   (trunc         ) [ 000]
sub_ln886                     (sub           ) [ 000]
store_ln886                   (store         ) [ 000]
shl_ln                        (bitconcatenate) [ 000]
zext_ln993                    (zext          ) [ 000]
r                             (lshr          ) [ 000]
store_ln697                   (store         ) [ 000]
br_ln698                      (br            ) [ 000]
write_ln173                   (write         ) [ 000]
write_ln173                   (write         ) [ 000]
write_ln173                   (write         ) [ 000]
br_ln693                      (br            ) [ 000]
ret_ln0                       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataOffset_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOffset_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fields_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fields_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxEng_dataOffsetFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataOffsetFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_optionalFieldsFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_optionalFieldsFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng_winScaleFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_winScaleFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i320P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i320P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i320.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i320.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_328_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="320" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_328/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rxEng_dataOffsetFifo_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataOffsetFifo_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rxEng_optionalFieldsFifo_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="320" slack="0"/>
<pin id="86" dir="0" index="1" bw="320" slack="0"/>
<pin id="87" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_optionalFieldsFifo_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="optionLength_V_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="optionLength_V_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="optionLength_V_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="4" bw="8" slack="0"/>
<pin id="107" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="1" slack="0"/>
<pin id="109" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="optionLength_V_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="state_4_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_4_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dataOffset_V_1_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataOffset_V_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_Val2_s_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="320" slack="0"/>
<pin id="122" dir="1" index="1" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln144_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln144_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="320" slack="0"/>
<pin id="132" dir="0" index="1" bw="320" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="optionKind_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="320" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="optionKind/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="optionLength_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="320" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="5" slack="0"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="optionLength_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_03_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="320" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_03/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln1064_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1064/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln1064_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln886_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln886/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln886_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln886/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln886_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln993_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln993/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="r_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="320" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="320" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln697_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="320" slack="0"/>
<pin id="233" dir="0" index="1" bw="320" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="state_4_load_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_4_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="optionKind_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="optionKind "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_03_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_03 "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln1064_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="101" pin=6"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="78" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="84" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="120" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="120" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="156"><net_src comp="146" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="157"><net_src comp="146" pin="4"/><net_sink comp="101" pin=2"/></net>

<net id="158"><net_src comp="146" pin="4"/><net_sink comp="101" pin=4"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="120" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="116" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="146" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="101" pin="8"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="116" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="101" pin="8"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="120" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="112" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="142" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="159" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="259"><net_src comp="185" pin="2"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_4 | {1 }
	Port: dataOffset_V_1 | {1 }
	Port: fields_V | {1 }
	Port: rxEng_dataOffsetFifo | {}
	Port: rxEng_optionalFieldsFifo | {}
	Port: rxEng_winScaleFifo | {2 }
 - Input state : 
	Port: parse_optional_header_fields : state_4 | {1 }
	Port: parse_optional_header_fields : dataOffset_V_1 | {1 }
	Port: parse_optional_header_fields : fields_V | {1 }
	Port: parse_optional_header_fields : rxEng_dataOffsetFifo | {1 }
	Port: parse_optional_header_fields : rxEng_optionalFieldsFifo | {1 }
	Port: parse_optional_header_fields : rxEng_winScaleFifo | {}
  - Chain level:
	State 1
		br_ln657 : 1
		optionKind : 1
		optionLength_V : 1
		switch_ln672 : 2
		p_03 : 1
		zext_ln1064 : 1
		icmp_ln1064 : 2
		br_ln688 : 3
		optionLength_V_1 : 3
		trunc_ln886 : 4
		sub_ln886 : 5
		store_ln886 : 6
		shl_ln : 4
		zext_ln993 : 5
		r : 6
		store_ln697 : 7
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   lshr   |                 r_fu_225                 |    0    |   1255  |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln886_fu_201             |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|   icmp   |            icmp_ln1064_fu_185            |    0    |    11   |
|----------|------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_62          |    0    |    0    |
|          |         tmp_i_328_nbreadreq_fu_70        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   read   |   rxEng_dataOffsetFifo_read_read_fu_78   |    0    |    0    |
|          | rxEng_optionalFieldsFifo_read_read_fu_84 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |              grp_write_fu_90             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             optionKind_fu_142            |    0    |    0    |
|          |            trunc_ln886_fu_197            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|           optionLength_V_fu_146          |    0    |    0    |
|          |                p_03_fu_159               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |            zext_ln1064_fu_181            |    0    |    0    |
|          |             zext_ln993_fu_221            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|               shl_ln_fu_213              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   1278  |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  icmp_ln1064_reg_256  |    1   |
|   optionKind_reg_247  |    8   |
|optionLength_V_1_reg_98|    8   |
|      p_03_reg_251     |    4   |
|  state_4_load_reg_237 |    1   |
+-----------------------+--------+
|         Total         |   22   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    8   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1278  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   22   |  1287  |
+-----------+--------+--------+--------+
