<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4716" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4716{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4716{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4716{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4716{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4716{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4716{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4716{left:432px;bottom:998px;letter-spacing:-0.12px;}
#t8_4716{left:525px;bottom:998px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t9_4716{left:81px;bottom:973px;letter-spacing:-0.16px;}
#ta_4716{left:138px;bottom:973px;letter-spacing:-0.16px;}
#tb_4716{left:189px;bottom:973px;letter-spacing:-0.15px;}
#tc_4716{left:432px;bottom:973px;letter-spacing:-0.12px;}
#td_4716{left:525px;bottom:973px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_4716{left:81px;bottom:949px;letter-spacing:-0.16px;}
#tf_4716{left:138px;bottom:949px;letter-spacing:-0.16px;}
#tg_4716{left:189px;bottom:949px;letter-spacing:-0.15px;}
#th_4716{left:432px;bottom:949px;letter-spacing:-0.12px;}
#ti_4716{left:525px;bottom:949px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_4716{left:81px;bottom:924px;letter-spacing:-0.15px;}
#tk_4716{left:138px;bottom:924px;letter-spacing:-0.16px;}
#tl_4716{left:189px;bottom:924px;letter-spacing:-0.14px;}
#tm_4716{left:432px;bottom:924px;letter-spacing:-0.13px;}
#tn_4716{left:525px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.04px;}
#to_4716{left:81px;bottom:900px;letter-spacing:-0.15px;}
#tp_4716{left:138px;bottom:900px;letter-spacing:-0.16px;}
#tq_4716{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tr_4716{left:432px;bottom:900px;letter-spacing:-0.13px;}
#ts_4716{left:525px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tt_4716{left:81px;bottom:875px;letter-spacing:-0.15px;}
#tu_4716{left:138px;bottom:875px;letter-spacing:-0.16px;}
#tv_4716{left:189px;bottom:875px;letter-spacing:-0.14px;}
#tw_4716{left:432px;bottom:875px;letter-spacing:-0.13px;}
#tx_4716{left:525px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ty_4716{left:81px;bottom:851px;letter-spacing:-0.15px;}
#tz_4716{left:138px;bottom:851px;letter-spacing:-0.16px;}
#t10_4716{left:189px;bottom:851px;letter-spacing:-0.14px;}
#t11_4716{left:432px;bottom:851px;letter-spacing:-0.13px;}
#t12_4716{left:525px;bottom:851px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t13_4716{left:81px;bottom:826px;letter-spacing:-0.17px;}
#t14_4716{left:138px;bottom:826px;letter-spacing:-0.17px;}
#t15_4716{left:188px;bottom:826px;letter-spacing:-0.15px;}
#t16_4716{left:432px;bottom:826px;letter-spacing:-0.13px;}
#t17_4716{left:525px;bottom:826px;letter-spacing:-0.12px;}
#t18_4716{left:525px;bottom:805px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_4716{left:525px;bottom:784px;letter-spacing:-0.11px;}
#t1a_4716{left:81px;bottom:759px;letter-spacing:-0.17px;}
#t1b_4716{left:138px;bottom:759px;letter-spacing:-0.17px;}
#t1c_4716{left:188px;bottom:759px;letter-spacing:-0.15px;}
#t1d_4716{left:432px;bottom:759px;letter-spacing:-0.14px;}
#t1e_4716{left:525px;bottom:759px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_4716{left:525px;bottom:738px;letter-spacing:-0.11px;}
#t1g_4716{left:81px;bottom:713px;letter-spacing:-0.15px;}
#t1h_4716{left:138px;bottom:713px;letter-spacing:-0.17px;}
#t1i_4716{left:189px;bottom:713px;letter-spacing:-0.14px;}
#t1j_4716{left:432px;bottom:713px;letter-spacing:-0.15px;}
#t1k_4716{left:525px;bottom:713px;letter-spacing:-0.12px;}
#t1l_4716{left:525px;bottom:692px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t1m_4716{left:525px;bottom:675px;letter-spacing:-0.12px;}
#t1n_4716{left:525px;bottom:658px;letter-spacing:-0.11px;}
#t1o_4716{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t1p_4716{left:525px;bottom:634px;letter-spacing:-0.11px;}
#t1q_4716{left:525px;bottom:613px;letter-spacing:-0.11px;}
#t1r_4716{left:525px;bottom:596px;letter-spacing:-0.11px;}
#t1s_4716{left:189px;bottom:571px;letter-spacing:-0.15px;}
#t1t_4716{left:525px;bottom:571px;letter-spacing:-0.11px;}
#t1u_4716{left:525px;bottom:550px;letter-spacing:-0.11px;}
#t1v_4716{left:525px;bottom:533px;letter-spacing:-0.11px;}
#t1w_4716{left:525px;bottom:516px;letter-spacing:-0.12px;}
#t1x_4716{left:525px;bottom:495px;letter-spacing:-0.12px;}
#t1y_4716{left:525px;bottom:474px;letter-spacing:-0.12px;}
#t1z_4716{left:525px;bottom:452px;letter-spacing:-0.13px;}
#t20_4716{left:525px;bottom:431px;letter-spacing:-0.13px;}
#t21_4716{left:525px;bottom:409px;letter-spacing:-0.13px;}
#t22_4716{left:525px;bottom:388px;letter-spacing:-0.13px;}
#t23_4716{left:189px;bottom:364px;letter-spacing:-0.14px;}
#t24_4716{left:525px;bottom:364px;letter-spacing:-0.12px;}
#t25_4716{left:189px;bottom:339px;letter-spacing:-0.13px;}
#t26_4716{left:525px;bottom:339px;letter-spacing:-0.1px;}
#t27_4716{left:525px;bottom:318px;letter-spacing:-0.11px;}
#t28_4716{left:525px;bottom:301px;letter-spacing:-0.11px;}
#t29_4716{left:525px;bottom:284px;letter-spacing:-0.13px;}
#t2a_4716{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t2b_4716{left:525px;bottom:260px;letter-spacing:-0.12px;}
#t2c_4716{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2d_4716{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t2e_4716{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2f_4716{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_4716{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2h_4716{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_4716{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2j_4716{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2k_4716{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4716{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4716{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4716{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4716{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4716{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4716" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4716Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4716" style="-webkit-user-select: none;"><object width="935" height="1210" data="4716/4716.svg" type="image/svg+xml" id="pdf4716" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4716" class="t s1_4716">2-194 </span><span id="t2_4716" class="t s1_4716">Vol. 4 </span>
<span id="t3_4716" class="t s2_4716">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4716" class="t s3_4716">4C2H </span><span id="t5_4716" class="t s3_4716">1218 </span><span id="t6_4716" class="t s3_4716">IA32_A_PMC1 </span><span id="t7_4716" class="t s3_4716">Thread </span><span id="t8_4716" class="t s3_4716">See Table 2-2. </span>
<span id="t9_4716" class="t s3_4716">4C3H </span><span id="ta_4716" class="t s3_4716">1219 </span><span id="tb_4716" class="t s3_4716">IA32_A_PMC2 </span><span id="tc_4716" class="t s3_4716">Thread </span><span id="td_4716" class="t s3_4716">See Table 2-2. </span>
<span id="te_4716" class="t s3_4716">4C4H </span><span id="tf_4716" class="t s3_4716">1220 </span><span id="tg_4716" class="t s3_4716">IA32_A_PMC3 </span><span id="th_4716" class="t s3_4716">Thread </span><span id="ti_4716" class="t s3_4716">See Table 2-2. </span>
<span id="tj_4716" class="t s3_4716">4C5H </span><span id="tk_4716" class="t s3_4716">1221 </span><span id="tl_4716" class="t s3_4716">IA32_A_PMC4 </span><span id="tm_4716" class="t s3_4716">Core </span><span id="tn_4716" class="t s3_4716">See Table 2-2. </span>
<span id="to_4716" class="t s3_4716">4C6H </span><span id="tp_4716" class="t s3_4716">1222 </span><span id="tq_4716" class="t s3_4716">IA32_A_PMC5 </span><span id="tr_4716" class="t s3_4716">Core </span><span id="ts_4716" class="t s3_4716">See Table 2-2. </span>
<span id="tt_4716" class="t s3_4716">4C7H </span><span id="tu_4716" class="t s3_4716">1223 </span><span id="tv_4716" class="t s3_4716">IA32_A_PMC6 </span><span id="tw_4716" class="t s3_4716">Core </span><span id="tx_4716" class="t s3_4716">See Table 2-2. </span>
<span id="ty_4716" class="t s3_4716">4C8H </span><span id="tz_4716" class="t s3_4716">1224 </span><span id="t10_4716" class="t s3_4716">IA32_A_PMC7 </span><span id="t11_4716" class="t s3_4716">Core </span><span id="t12_4716" class="t s3_4716">See Table 2-2. </span>
<span id="t13_4716" class="t s3_4716">600H </span><span id="t14_4716" class="t s3_4716">1536 </span><span id="t15_4716" class="t s3_4716">IA32_DS_AREA </span><span id="t16_4716" class="t s3_4716">Thread </span><span id="t17_4716" class="t s3_4716">DS Save Area (R/W) </span>
<span id="t18_4716" class="t s3_4716">See Table 2-2. </span>
<span id="t19_4716" class="t s3_4716">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t1a_4716" class="t s3_4716">606H </span><span id="t1b_4716" class="t s3_4716">1542 </span><span id="t1c_4716" class="t s3_4716">MSR_RAPL_POWER_UNIT </span><span id="t1d_4716" class="t s3_4716">Package </span><span id="t1e_4716" class="t s3_4716">Unit Multipliers used in RAPL Interfaces (R/O) </span>
<span id="t1f_4716" class="t s3_4716">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t1g_4716" class="t s3_4716">60AH </span><span id="t1h_4716" class="t s3_4716">1546 </span><span id="t1i_4716" class="t s3_4716">MSR_PKGC3_IRTL </span><span id="t1j_4716" class="t s3_4716">Package </span><span id="t1k_4716" class="t s3_4716">Package C3 Interrupt Response Limit (R/W) </span>
<span id="t1l_4716" class="t s3_4716">Note: C-state values are processor specific C-state code </span>
<span id="t1m_4716" class="t s3_4716">names, unrelated to MWAIT extension C-state </span>
<span id="t1n_4716" class="t s3_4716">parameters or ACPI C-States. </span>
<span id="t1o_4716" class="t s3_4716">9:0 </span><span id="t1p_4716" class="t s3_4716">Interrupt Response Time Limit (R/W) </span>
<span id="t1q_4716" class="t s3_4716">Specifies the limit that should be used to decide if the </span>
<span id="t1r_4716" class="t s3_4716">package should be put into a package C3 state. </span>
<span id="t1s_4716" class="t s3_4716">12:10 </span><span id="t1t_4716" class="t s3_4716">Time Unit (R/W) </span>
<span id="t1u_4716" class="t s3_4716">Specifies the encoding value of time unit of the </span>
<span id="t1v_4716" class="t s3_4716">interrupt response time limit. The following time unit </span>
<span id="t1w_4716" class="t s3_4716">encodings are supported: </span>
<span id="t1x_4716" class="t s3_4716">000b: 1 ns </span>
<span id="t1y_4716" class="t s3_4716">001b: 32 ns </span>
<span id="t1z_4716" class="t s3_4716">010b: 1024 ns </span>
<span id="t20_4716" class="t s3_4716">011b: 32768 ns </span>
<span id="t21_4716" class="t s3_4716">100b: 1048576 ns </span>
<span id="t22_4716" class="t s3_4716">101b: 33554432 ns </span>
<span id="t23_4716" class="t s3_4716">14:13 </span><span id="t24_4716" class="t s3_4716">Reserved </span>
<span id="t25_4716" class="t s3_4716">15 </span><span id="t26_4716" class="t s3_4716">Valid (R/W) </span>
<span id="t27_4716" class="t s3_4716">Indicates whether the values in bits 12:0 are valid and </span>
<span id="t28_4716" class="t s3_4716">can be used by the processor for package C-sate </span>
<span id="t29_4716" class="t s3_4716">management. </span>
<span id="t2a_4716" class="t s3_4716">63:16 </span><span id="t2b_4716" class="t s3_4716">Reserved </span>
<span id="t2c_4716" class="t s4_4716">Table 2-20. </span><span id="t2d_4716" class="t s4_4716">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2e_4716" class="t s5_4716">Register </span>
<span id="t2f_4716" class="t s5_4716">Address </span><span id="t2g_4716" class="t s5_4716">Register Name / Bit Fields </span><span id="t2h_4716" class="t s5_4716">Scope </span><span id="t2i_4716" class="t s5_4716">Bit Description </span>
<span id="t2j_4716" class="t s5_4716">Hex </span><span id="t2k_4716" class="t s5_4716">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
