#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Oct  1 09:12:40 2018
# Process ID: 6512
# Current directory: C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11004 C:\Users\Dara Ros\Downloads\Lab2-20180924T163605Z-001\Lab2\Lab2.xpr
# Log file: C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/vivado.log
# Journal file: C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 872.113 ; gain = 139.781
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 {{C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v}}
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
export_ip_user_files -of_objects  [get_files {{C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/xsim/glbl.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/xsim/glbl.v}}
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct  1 09:23:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 {{C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/new/main_tb.v}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 913.211 ; gain = 0.500
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694cb77c7129488e936de334780ce90a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port reset on this module [C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/new/main_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 913.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 917.137 ; gain = 4.426
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 924.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 694cb77c7129488e936de334780ce90a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dara -notrace
couldn't read file "C:/Users/Dara": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  1 10:23:50 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 924.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ps : File "C:/Users/Dara Ros/Downloads/Lab2-20180924T163605Z-001/Lab2/Lab2.srcs/sim_1/imports/new/main_tb.v" Line 44
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 969.227 ; gain = 44.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 969.227 ; gain = 44.625
close_sim
