
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 7.10 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-47)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaseNTT' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: incompatible redefinition of macro "VECTOR_WIDTH" (declared at line 7) (CRD-47)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/src/ntt.cpp /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
solution file add ./src/main.cpp -exclude true
/INPUTFILES/3
/INPUTFILES/4
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution file add ./include/ntt.h -exclude true
/INPUTFILES/6
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go compile
Front End called with arguments: -- /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/src/ntt.cpp /home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/include/config.h (CIN-69)
# Error: Compilation aborted (CIN-5)
File '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/src/main.cpp' saved
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
solution file add ./src/ntt.cpp
solution file add ./src/utils.cpp -exclude true
/INPUTFILES/5
solution file add ./include/utils.h -exclude true
solution file add ./include/config.h
/INPUTFILES/1
option set Input/TargetPlatform x86_64
/INPUTFILES/7
c++11
option set Input/CppStandard c++11
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
solution file add ../../../../NTT_Xilinx/Catapult/peaseNTT_md/directives.tcl -exclude true

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaseNTT.v1': elapsed time 7.19 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 612, Real ops = 283, Vars = 140 (SOL-21)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+=<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Optimizing block '/peaseNTT' ... (CIN-4)
Inlining routine 'operator-=<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'operator+=<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<34, true>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Design 'peaseNTT' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_2/peaseNTT.v1/CDesignChecker/design_checker.sh'
Loop '/peaseNTT/core/INNER_LOOP4' iterated at most 512 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP3' iterated at most 512 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP1' iterated at most 1 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP' iterated at most 5 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP1' iterated at most 512 times. (LOOP-2)
Loop '/peaseNTT/core/STAGE_LOOP' iterated at most 6 times. (LOOP-2)
Loop '/peaseNTT/core/INNER_LOOP2' iterated at most 512 times. (LOOP-2)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+=<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator>=<32, false>' (CIN-14)
Inlining routine 'operator-=<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<34, true>' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'butterFly2' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'operator+=<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<34, true>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Synthesizing routine 'peaseNTT' (CIN-13)
Found top design routine 'peaseNTT' specified by directive (CIN-52)
Inlining routine 'operator>=<32, false>' (CIN-14)
Inlining routine 'peaseNTT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaseNTT.v1' (SOL-8)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'operator<<<32, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)
Inlining routine 'operator<<<34, true>' (CIN-14)
Inlining routine 'operator-<32, false>' (CIN-14)
Inlining routine 'butterFly1' (CIN-14)
Inlining routine 'operator+<32, false>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 612, Real ops = 283, Vars = 140 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaseNTT.v1': elapsed time 0.89 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
# Info: Starting transformation 'libraries' on solution 'peaseNTT.v1' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 612, Real ops = 283, Vars = 140 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaseNTT.v1': elapsed time 0.44 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 5.1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.55 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'peaseNTT.v1' (SOL-8)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 5.1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.55 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 622, Real ops = 283, Vars = 145 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaseNTT.v1': elapsed time 0.17 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
/peaseNTT/twiddle:rsc/INTERLEAVE 4
directive set /peaseNTT/twiddle:rsc -INTERLEAVE 4
/peaseNTT/twiddle_h:rsc/INTERLEAVE 4
directive set /peaseNTT/twiddle_h:rsc -INTERLEAVE 4
/peaseNTT/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /peaseNTT/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
/peaseNTT/xt:rsc/INTERLEAVE 4
directive set /peaseNTT/xt:rsc -INTERLEAVE 4
/peaseNTT/core/INNER_LOOP1/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP1 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/INNER_LOOP2/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP2 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/yt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /peaseNTT/core/yt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
/peaseNTT/core/yt:rsc/INTERLEAVE 4
directive set /peaseNTT/core/yt:rsc -INTERLEAVE 4
# Info: Starting transformation 'loops' on solution 'peaseNTT.v1' (SOL-8)
go architect
Loop '/peaseNTT/core/INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP1' is left rolled. (LOOP-4)
/peaseNTT/core/INNER_LOOP3/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP3 -PIPELINE_INIT_INTERVAL 1
/peaseNTT/core/INNER_LOOP4/PIPELINE_INIT_INTERVAL 1
directive set /peaseNTT/core/INNER_LOOP4 -PIPELINE_INIT_INTERVAL 1
Loop '/peaseNTT/core/INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaseNTT/core/INNER_LOOP4' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 687, Real ops = 283, Vars = 166 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaseNTT.v1': elapsed time 1.15 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(0)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Resource '/peaseNTT/twiddle_h:rsc' split into 1 x 4 blocks (MEM-11)
Memory Resource '/peaseNTT/core/yt:rsc(0)(3)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(2)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Resource '/peaseNTT/xt:rsc' split into 1 x 4 blocks (MEM-11)
Resource '/peaseNTT/core/yt:rsc' split into 1 x 4 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'peaseNTT.v1' (SOL-8)
Memory Resource '/peaseNTT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Resource '/peaseNTT/twiddle:rsc' split into 1 x 4 blocks (MEM-11)
I/O-Port Resource '/peaseNTT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
I/O-Port Resource '/peaseNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/peaseNTT/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(2)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(1)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle_h:rsc(0)(3)' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/peaseNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 687, Real ops = 283, Vars = 166 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaseNTT.v1': elapsed time 0.12 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'peaseNTT.v1' (SOL-8)
# Info: Completed transformation 'architect' on solution 'peaseNTT.v1': elapsed time 1.89 seconds, memory usage 1773540kB, peak memory usage 1773540kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 968, Real ops = 331, Vars = 254 (SOL-21)
Design 'peaseNTT' contains '331' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaseNTT.v1' (SOL-8)
