
;; Function parse_tag_initrd2 (parse_tag_initrd2)[0:1345] (unlikely executed)

;; SImode fixup for i6; addr 4, range (-4084,4096): `*.LANCHOR0'
;; Emitting minipool after insn 31; address 40; align 4 (bytes)
;;  Offset 0, min -65536, max 4100 `*.LANCHOR0'
(note 1 0 32 NOTE_INSN_DELETED)

(note 32 1 4 ( tag (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ tag ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 32 28 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 4 3 NOTE_INSN_PROLOGUE_END)

(note 3 28 12 NOTE_INSN_FUNCTION_BEG)

(note 12 3 2 NOTE_INSN_DELETED)

(insn:TI 2 12 6 arch/arm/mm/init.c:68 (set (reg/v/f:SI 2 r2 [orig:134 tag ] [134])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(insn 6 2 16 arch/arm/mm/init.c:69 (set (reg/f:SI 3 r3 [135])
        (mem:SI (label_ref 37) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 16 6 33 arch/arm/mm/init.c:72 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 33 16 7 ( tag (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:134 tag ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 7 33 8 arch/arm/mm/init.c:69 (set (reg:SI 1 r1 [orig:136 <variable>.u.initrd.start ] [136])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:134 tag ] [134])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:134 tag ] [134])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])
        (nil)))

(insn:TI 8 7 10 arch/arm/mm/init.c:69 (set (mem/c/i:SI (reg/f:SI 3 r3 [135]) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 1 r1 [orig:136 <variable>.u.initrd.start ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 <variable>.u.initrd.start ] [136])
        (nil)))

(insn:TI 10 8 34 arch/arm/mm/init.c:70 (set (reg:SI 2 r2 [orig:138 <variable>.u.initrd.size ] [138])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:134 tag ] [134])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(note 34 10 11 ( tag (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 34 22 arch/arm/mm/init.c:70 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 2 r2 [orig:138 <variable>.u.initrd.size ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [135])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 <variable>.u.initrd.size ] [138])
            (nil))))

(insn 22 11 29 arch/arm/mm/init.c:72 (use (reg/i:SI 0 r0)) -1 (nil))

(note 29 22 30 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 30 29 31 arch/arm/mm/init.c:72 (return) 260 {return} (nil))

(barrier 31 30 35)

(code_label 35 31 36 4 "" [0 uses])

(insn 36 35 37 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 37 36 38 3 "" [0 uses])

(insn 38 37 39 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        ] 6) -1 (nil))

(insn 39 38 40 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 40 39 26)

(note 26 40 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)

;; Function meminfo_cmp (meminfo_cmp)[0:1352] (unlikely executed)

(note 1 0 68 NOTE_INSN_DELETED)

(note 68 1 69 ( _a (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ _a ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 69 68 5 ( _b (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ _b ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 5 69 62 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 62 5 2 NOTE_INSN_PROLOGUE_END)

(note 2 62 3 NOTE_INSN_DELETED)

(note 3 2 4 NOTE_INSN_DELETED)

(note 4 3 8 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 NOTE_INSN_DELETED)

(insn:TI 9 8 7 arch/arm/mm/init.c:324 (set (reg:SI 3 r3 [orig:141 <variable>.start ] [141])
        (mem/s/j:SI (reg:SI 1 r1 [ _b ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ _b ])
        (nil)))

(insn:TI 7 9 10 arch/arm/mm/init.c:324 (set (reg:SI 2 r2 [orig:139 <variable>.start ] [139])
        (mem/s/j:SI (reg:SI 0 r0 [ _a ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 10 7 11 arch/arm/mm/init.c:324 (set (reg:SI 3 r3 [140])
        (lshiftrt:SI (reg:SI 3 r3 [orig:141 <variable>.start ] [141])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 11 10 70 arch/arm/mm/init.c:324 (set (reg/v:SI 3 r3 [orig:133 cmp ] [133])
        (minus:SI (lshiftrt:SI (reg:SI 2 r2 [orig:139 <variable>.start ] [139])
                (const_int 12 [0xc]))
            (reg:SI 3 r3 [140]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:139 <variable>.start ] [139])
        (nil)))

(note 70 11 12 ( cmp (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:133 cmp ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 70 15 arch/arm/mm/init.c:325 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:133 cmp ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:133 cmp ] [133])
        (nil)))

(insn:TI 15 12 71 arch/arm/mm/init.c:325 discrim 2 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:134 D.25161 ] [134])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (nil))

(note 71 15 13 ( _a (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 13 71 19 arch/arm/mm/init.c:325 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_BR_PROB (const_int 1912 [0x778])
        (nil)))

(note 19 13 21 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 21 19 35 arch/arm/mm/init.c:325 discrim 1 (set (reg:SI 0 r0 [orig:134 D.25161 ] [134])
        (gt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 35 21 65 arch/arm/mm/init.c:326 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 65 35 64 arch/arm/mm/init.c:326 (return) 260 {return} (nil))

(barrier 64 65 60)

(note 60 64 61 NOTE_INSN_DELETED)

(note 61 60 0 NOTE_INSN_DELETED)

;; Function keepinitrd_setup (keepinitrd_setup)[0:1363] (unlikely executed)

;; SImode fixup for i24; addr 0, range (-4084,4096): `*.LANCHOR1'
;; Emitting minipool after insn 29; address 28; align 4 (bytes)
;;  Offset 0, min -65536, max 4096 `*.LANCHOR1'
(note 1 0 30 NOTE_INSN_DELETED)

(note 30 1 4 ( __unused (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ __unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 30 26 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 26 4 3 NOTE_INSN_PROLOGUE_END)

(note 3 26 24 NOTE_INSN_FUNCTION_BEG)

(insn:TI 24 3 7 arch/arm/mm/init.c:766 (set (reg/f:SI 2 r2 [135])
        (mem:SI (label_ref 34) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 7 24 13 arch/arm/mm/init.c:766 (set (reg:SI 3 r3 [136])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 13 7 31 arch/arm/mm/init.c:768 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(note 31 13 8 ( __unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 8 31 19 arch/arm/mm/init.c:766 (set (mem/c/i:SI (reg/f:SI 2 r2 [135]) [0 keep_initrd+0 S4 A32])
        (reg:SI 3 r3 [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [135])
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 19 8 27 arch/arm/mm/init.c:768 (use (reg/i:SI 0 r0)) -1 (nil))

(note 27 19 28 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 28 27 29 arch/arm/mm/init.c:768 (return) 260 {return} (nil))

(barrier 29 28 32)

(code_label 32 29 33 13 "" [0 uses])

(insn 33 32 34 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 34 33 35 12 "" [0 uses])

(insn 35 34 36 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 36 35 37 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 37 36 23)

(note 23 37 25 NOTE_INSN_DELETED)

(note 25 23 0 NOTE_INSN_DELETED)

;; Function early_initrd (early_initrd)[0:1343] (unlikely executed)

;; SImode fixup for i21; addr 44, range (-4084,4096): `*.LANCHOR0'
;; Emitting minipool after insn 53; address 104; align 4 (bytes)
;;  Offset 0, min -65536, max 4140 `*.LANCHOR0'
(note 1 0 54 NOTE_INSN_DELETED)

(note 54 1 4 ( p (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ p ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 54 3 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 NOTE_INSN_FUNCTION_BEG)

(note 6 3 49 NOTE_INSN_DELETED)

(insn/f:TI 49 6 55 arch/arm/mm/init.c:41 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 4 r4))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 0 r0))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 1 r1))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 55 49 50 ( p (nil)) NOTE_INSN_VAR_LOCATION)

(note 50 55 8 NOTE_INSN_PROLOGUE_END)

(insn:TI 8 50 9 arch/arm/mm/init.c:45 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 9 8 43 arch/arm/mm/init.c:45 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 43 9 11 arch/arm/mm/init.c:45 (set (reg:SI 4 r4 [orig:148 D.24930 ] [148])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 43 56 arch/arm/mm/init.c:46 (set (reg/f:SI 0 r0 [orig:134 endp.338 ] [134])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 endp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 56 11 12 ( endp (expr_list:REG_DEP_TRUE (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int -16 [0xfffffffffffffff0])) [0 endp+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 56 13 arch/arm/mm/init.c:46 (set (reg:SI 3 r3 [139])
        (zero_extend:SI (mem:QI (reg/f:SI 0 r0 [orig:134 endp.338 ] [134]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn:TI 13 12 14 arch/arm/mm/init.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [139])
            (const_int 44 [0x2c]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [139])
        (nil)))

(jump_insn:TI 14 13 15 arch/arm/mm/init.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
            (nil))))

(note 15 14 16 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 16 15 45 NOTE_INSN_DELETED)

(note 45 16 17 NOTE_INSN_DELETED)

(insn:TI 17 45 18 arch/arm/mm/init.c:47 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 0 r0 [orig:134 endp.338 ] [134])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 18 17 19 arch/arm/mm/init.c:47 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 19 18 21 arch/arm/mm/init.c:47 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a58100 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 19 23 arch/arm/mm/init.c:49 (set (reg/f:SI 3 r3 [141])
        (mem:SI (label_ref 59) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 23 21 26 arch/arm/mm/init.c:49 (set (mem/c/i:SI (reg/f:SI 3 r3 [141]) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 4 r4 [orig:148 D.24930 ] [148])) 167 {*arm_movsi_insn} (nil))

(insn:TI 26 23 27 arch/arm/mm/init.c:50 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [141])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [141])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(code_label 27 26 28 15 "" [1 uses])

(note 28 27 33 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 33 28 39 arch/arm/mm/init.c:53 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 39 33 51 arch/arm/mm/init.c:53 (use (reg/i:SI 0 r0)) -1 (nil))

(note 51 39 52 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 52 51 53 arch/arm/mm/init.c:53 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))

(barrier 53 52 57)

(code_label 57 53 58 18 "" [0 uses])

(insn 58 57 59 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 59 58 60 17 "" [0 uses])

(insn 60 59 61 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        ] 6) -1 (nil))

(insn 61 60 62 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 62 61 47)

(note 47 62 48 NOTE_INSN_DELETED)

(note 48 47 0 NOTE_INSN_DELETED)

;; Function parse_tag_initrd (parse_tag_initrd)[0:1344] (unlikely executed)

;; SImode fixup for i7; addr 8, range (-4084,4096): `*.LC0'
;; SImode fixup for i9; addr 16, range (-4084,4096): `*.LANCHOR0'
;; Emitting minipool after insn 36; address 56; align 4 (bytes)
;;  Offset 0, min -65536, max 4104 `*.LC0'
;;  Offset 4, min -65536, max 4112 `*.LANCHOR0'
(note 1 0 37 NOTE_INSN_DELETED)

(note 37 1 4 ( tag (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ tag ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 37 3 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 NOTE_INSN_FUNCTION_BEG)

(note 6 3 16 NOTE_INSN_DELETED)

(note 16 6 32 NOTE_INSN_DELETED)

(insn/f:TI 32 16 33 arch/arm/mm/init.c:57 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -8 [0xfffffffffffffff8])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 33 32 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 33 7 arch/arm/mm/init.c:57 (set (reg/v/f:SI 4 r4 [orig:134 tag ] [134])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(insn:TI 7 2 38 arch/arm/mm/init.c:58 (set (reg:SI 0 r0)
        (mem:SI (label_ref 41) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)
        (nil)))

(note 38 7 8 ( tag (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:134 tag ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 8 38 9 arch/arm/mm/init.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 arch/arm/mm/init.c:60 (set (reg/f:SI 3 r3 [136])
        (mem:SI (const (plus (label_ref 41)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 10 9 20 arch/arm/mm/init.c:60 (set (reg:SI 2 r2 [orig:137 <variable>.u.initrd.start ] [137])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:134 tag ] [134])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:134 tag ] [134])
                (const_int 8 [0x8])) [0 <variable>.u.initrd.start+0 S4 A32])
        (nil)))

(insn 20 10 11 arch/arm/mm/init.c:63 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 11 20 12 arch/arm/mm/init.c:60 (set (reg:SI 2 r2 [138])
        (plus:SI (reg:SI 2 r2 [orig:137 <variable>.u.initrd.start ] [137])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 3 r3 [136]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn 12 11 14 arch/arm/mm/init.c:60 (set (mem/c/i:SI (reg/f:SI 3 r3 [136]) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 2 r2 [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [138])
        (nil)))

(insn:TI 14 12 15 arch/arm/mm/init.c:61 (set (reg:SI 2 r2 [orig:140 <variable>.u.initrd.size ] [140])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:134 tag ] [134])
                (const_int 12 [0xc])) [0 <variable>.u.initrd.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [136])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn:TI 15 14 26 arch/arm/mm/init.c:61 (set (mem/c/i:SI (plus:SI (reg/f:SI 3 r3 [136])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 2 r2 [orig:140 <variable>.u.initrd.size ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [136])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 <variable>.u.initrd.size ] [140])
            (nil))))

(insn 26 15 34 arch/arm/mm/init.c:63 (use (reg/i:SI 0 r0)) -1 (nil))

(note 34 26 35 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 35 34 36 arch/arm/mm/init.c:63 (return) 260 {return} (nil))

(barrier 36 35 39)

(code_label 39 36 40 22 "" [0 uses])

(insn 40 39 41 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 41 40 42 21 "" [0 uses])

(insn 42 41 43 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10ee9180>)
        ] 6) -1 (nil))

(insn 43 42 44 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        ] 6) -1 (nil))

(insn 44 43 45 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 45 44 30)

(note 30 45 31 NOTE_INSN_DELETED)

(note 31 30 0 NOTE_INSN_DELETED)

;; Function free_initrd_mem (free_initrd_mem)[0:1362]

;; SImode fixup for i133; addr 0, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i52; addr 32, range (-4084,4096): 0xffffffffe7fddef0
;; SImode fixup for i132; addr 72, range (-4084,4096): `totalram_pages'
;; SImode fixup for i75; addr 92, range (-4084,4096): `mem_map'
;; SImode fixup for i99; addr 192, range (-4084,4096): `*.LC1'
;; SImode fixup for i100; addr 196, range (-4084,4096): `*.LC2'
;; SImode fixup for i131; addr 212, range (-4084,4096): `totalram_pages'
;; Emitting minipool after insn 142; address 268; align 4 (bytes)
;;  Offset 0, min -65536, max 4096 `*.LANCHOR1'
;;  Offset 4, min -65536, max 4128 0xffffffffe7fddef0
;;  Offset 8, min -65536, max 4168 `totalram_pages'
;;  Offset 12, min -65536, max 4188 `mem_map'
;;  Offset 16, min -65536, max 4288 `*.LC1'
;;  Offset 20, min -65536, max 4292 `*.LC2'
(note 32 0 152 NOTE_INSN_DELETED)

(note 152 32 153 ( start (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ start ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 153 152 36 ( end (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ end ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 153 35 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 35 36 133 NOTE_INSN_FUNCTION_BEG)

(insn:TI 133 35 138 arch/arm/mm/init.c:756 (set (reg/f:SI 3 r3 [175])
        (mem:SI (label_ref 182) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn/f:TI 138 133 155 arch/arm/mm/init.c:755 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -48 [0xffffffffffffffd0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 16 [0x10])) [0 S4 A32])
                        (reg:SI 5 r5))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 20 [0x14])) [0 S4 A32])
                        (reg:SI 6 r6))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 24 [0x18])) [0 S4 A32])
                        (reg:SI 7 r7))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 28 [0x1c])) [0 S4 A32])
                        (reg:SI 8 r8))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 32 [0x20])) [0 S4 A32])
                        (reg:SI 9 r9))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 36 [0x24])) [0 S4 A32])
                        (reg:SI 10 sl))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 40 [0x28])) [0 S4 A32])
                        (reg:SI 11 fp))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 44 [0x2c])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 155 138 154 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 154 155 139 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(note 139 154 39 NOTE_INSN_PROLOGUE_END)

(insn:TI 39 139 40 arch/arm/mm/init.c:756 (set (reg:SI 3 r3 [orig:176 keep_initrd ] [176])
        (mem/c/i:SI (reg/f:SI 3 r3 [175]) [0 keep_initrd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 keep_initrd+0 S4 A32])
        (nil)))

(insn:TI 40 39 41 arch/arm/mm/init.c:756 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:176 keep_initrd ] [176])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:176 keep_initrd ] [176])
        (nil)))

(jump_insn:TI 41 40 42 arch/arm/mm/init.c:756 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))

(note 42 41 45 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 45 42 43 NOTE_INSN_DELETED)

(insn:TI 43 45 156 arch/arm/mm/init.c:757 (set (reg:SI 3 r3 [178])
        (plus:SI (reg/v:SI 1 r1 [orig:174 end ] [174])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(note 156 43 48 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:174 end ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 48 156 157 arch/arm/mm/init.c:757 (set (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
        (reg/v:SI 0 r0 [orig:173 start ] [173])) 167 {*arm_movsi_insn} (nil))

(note 157 48 44 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:173 start ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 44 157 52 arch/arm/mm/init.c:757 (set (reg:SI 3 r3 [177])
        (plus:SI (reg:SI 3 r3 [178])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/v:SI 1 r1 [orig:174 end ] [174])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 52 44 127 arch/arm/mm/init.c:445 (set (reg:SI 12 ip [198])
        (mem:SI (const (plus (label_ref 182)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn:TI 127 52 128 arch/arm/mm/init.c:757 (set (reg:SI 3 r3 [179])
        (and:SI (reg:SI 3 r3 [177])
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 128 127 47 arch/arm/mm/init.c:757 (set (reg:SI 3 r3 [179])
        (and:SI (reg:SI 3 r3 [179])
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 47 128 158 arch/arm/mm/init.c:757 (set (reg/v:SI 3 r3 [orig:170 count ] [170])
        (minus:SI (reg:SI 3 r3 [179])
            (reg/v:SI 0 r0 [orig:173 start ] [173]))) 28 {*arm_subsi3_insn} (nil))

(note 158 47 148 ( count (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:170 count ] [170])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 148 158 149 (set (pc)
        (label_ref 55)) 242 {*arm_jump} (nil))

(barrier 149 148 159)

(note 159 149 58 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 58 159 51 26 "" [1 uses])

(note 51 58 53 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 51 160 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 12 ip [198])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(note 160 53 55 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 55 160 56 25 "" [1 uses])

(note 56 55 59 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 56 57 arch/arm/mm/init.c:444 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:170 count ] [170])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 57 59 54 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
        (plus:SI (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn:TI 54 57 60 arch/arm/mm/init.c:444 discrim 2 (set (reg/v:SI 3 r3 [orig:170 count ] [170])
        (plus:SI (reg/v:SI 3 r3 [orig:170 count ] [170])
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 60 54 61 arch/arm/mm/init.c:444 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 61 60 132 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 132 61 161 arch/arm/mm/init.c:758 (set (reg/f:SI 3 r3 [182])
        (mem:SI (const (plus (label_ref 182)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(note 161 132 64 ( count (nil)) NOTE_INSN_VAR_LOCATION)

(insn 64 161 66 arch/arm/mm/init.c:758 (set (reg:SI 5 r5 [183])
        (plus:SI (reg/v:SI 0 r0 [orig:173 start ] [173])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:173 start ] [173])
        (nil)))

(insn:TI 66 64 81 arch/arm/mm/init.c:758 (set (reg:SI 10 sl [184])
        (plus:SI (reg/v:SI 1 r1 [orig:174 end ] [174])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:174 end ] [174])
        (nil)))

(insn 81 66 65 include/linux/mm.h:417 (set (reg:SI 11 fp [196])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 65 81 162 arch/arm/mm/init.c:758 (set (reg/v:SI 5 r5 [orig:169 pfn ] [169])
        (lshiftrt:SI (reg:SI 5 r5 [183])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 162 65 75 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:169 pfn ] [169])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 75 162 67 arch/arm/mm/init.c:424 (set (reg/f:SI 9 r9 [194])
        (mem:SI (const (plus (label_ref 182)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        (nil)))

(insn:TI 67 75 63 arch/arm/mm/init.c:758 (set (reg:SI 10 sl [orig:171 D.25487 ] [171])
        (lshiftrt:SI (reg:SI 10 sl [184])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 63 67 68 arch/arm/mm/init.c:758 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 3 r3 [182]) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
        (nil)))

(insn:TI 68 63 71 arch/arm/mm/init.c:421 (set (reg:SI 8 r8 [185])
        (minus:SI (reg:SI 10 sl [orig:171 D.25487 ] [171])
            (reg/v:SI 5 r5 [orig:169 pfn ] [169]))) 28 {*arm_subsi3_insn} (nil))

(insn 71 68 70 arch/arm/mm/init.c:421 (set (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
        (reg/v:SI 5 r5 [orig:169 pfn ] [169])) 167 {*arm_movsi_insn} (nil))

(insn:TI 70 71 135 arch/arm/mm/init.c:421 (set (reg:SI 6 r6 [orig:166 ivtmp.563 ] [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:169 pfn ] [169])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 135 70 69 arch/arm/mm/init.c:758 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-4 S4 A32])
        (reg:SI 3 r3)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 69 135 163 arch/arm/mm/init.c:421 (set (reg/v:SI 8 r8 [orig:167 size ] [167])
        (ashift:SI (reg:SI 8 r8 [185])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 163 69 150 ( size (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:167 size ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 150 163 151 (set (pc)
        (label_ref 88)) 242 {*arm_jump} (nil))

(barrier 151 150 164)

(note 164 151 165 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:168 page ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 165 164 166 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 166 165 90 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 90 166 74 28 "" [1 uses])

(note 74 90 76 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 76 74 167 arch/arm/mm/init.c:424 (set (reg/f:SI 7 r7 [orig:187 mem_map ] [187])
        (mem/f/c/i:SI (reg/f:SI 9 r9 [194]) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 9 r9 [194]) [0 mem_map+0 S4 A32])
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(note 167 76 86 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn 86 167 77 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
        (plus:SI (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 77 86 168 arch/arm/mm/init.c:424 (set (reg/v/f:SI 7 r7 [orig:168 page ] [168])
        (plus:SI (reg/f:SI 7 r7 [orig:187 mem_map ] [187])
            (reg:SI 6 r6 [orig:166 ivtmp.563 ] [166]))) 4 {*arm_addsi3} (nil))

(note 168 77 87 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:168 page ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 87 168 79 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 6 r6 [orig:166 ivtmp.563 ] [166])
        (plus:SI (reg:SI 6 r6 [orig:166 ivtmp.563 ] [166])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn:TI 79 87 169 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 7 r7 [orig:168 page ] [168])) 167 {*arm_movsi_insn} (nil))

(note 169 79 80 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 80 169 170 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 170 80 82 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 82 170 83 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:168 page ] [168])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 11 fp [196])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn:TI 83 82 121 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:168 page ] [168])) 167 {*arm_movsi_insn} (nil))

(insn 121 83 85 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 85 121 171 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 171 85 172 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:173 start ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 172 171 173 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:174 end ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 173 172 88 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 88 173 89 27 "" [1 uses])

(note 89 88 91 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 91 89 119 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165])
            (reg:SI 10 sl [orig:171 D.25487 ] [171]))) 219 {*arm_cmpsi_insn} (nil))

(insn 119 91 174 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(note 174 119 92 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 92 174 93 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 93 92 94 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 94 93 95 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:167 size ] [167])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 95 94 96 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))

(note 96 95 101 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 101 96 175 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 8 r8 [orig:167 size ] [167])) 167 {*arm_movsi_insn} (nil))

(note 175 101 99 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 99 175 100 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 182)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn:TI 100 99 176 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 182)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)
        (nil)))

(note 176 100 102 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 102 176 177 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 177 102 178 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:164 start.582 ] [164])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 178 177 103 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:174 end ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 103 178 104 29 "" [1 uses])

(note 104 103 136 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 136 104 106 arch/arm/mm/init.c:758 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 106 136 131 arch/arm/mm/init.c:758 (set (reg:SI 5 r5 [192])
        (minus:SI (reg:SI 3 r3)
            (reg/v:SI 5 r5 [orig:169 pfn ] [169]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 131 106 107 arch/arm/mm/init.c:758 (set (reg/f:SI 3 r3 [191])
        (mem:SI (const (plus (label_ref 182)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(insn:TI 107 131 179 arch/arm/mm/init.c:758 (set (reg:SI 4 r4 [193])
        (plus:SI (reg:SI 5 r5 [192])
            (reg/v:SI 4 r4 [orig:165 pfn.581 ] [165]))) 4 {*arm_addsi3} (nil))

(note 179 107 108 ( pfn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 108 179 114 arch/arm/mm/init.c:758 (set (mem/c/i:SI (reg/f:SI 3 r3 [191]) [0 totalram_pages+0 S4 A32])
        (reg:SI 4 r4 [193])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [191])
        (nil)))

(code_label 114 108 117 30 "" [1 uses])

(note 117 114 140 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 140 117 141 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 141 140 142 arch/arm/mm/init.c:762 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))

(barrier 142 141 180)

(code_label 180 142 181 32 "" [0 uses])

(insn 181 180 182 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 182 181 183 31 "" [0 uses])

(insn 183 182 184 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 184 183 185 (unspec_volatile [
            (const_int -402792720 [0xffffffffe7fddef0])
        ] 6) -1 (nil))

(insn 185 184 186 (unspec_volatile [
            (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        ] 6) -1 (nil))

(insn 186 185 187 (unspec_volatile [
            (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        ] 6) -1 (nil))

(insn 187 186 188 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        ] 6) -1 (nil))

(insn 188 187 189 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11686560>)
        ] 6) -1 (nil))

(insn 189 188 190 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 190 189 130)

(note 130 190 134 NOTE_INSN_DELETED)

(note 134 130 0 NOTE_INSN_DELETED)

;; Function free_initmem (free_initmem)[0:1361]

;; SImode fixup for i6; addr 4, range (-4084,4096): `__init_begin'
;; SImode fixup for i93; addr 8, range (-4084,4096): `__init_end'
;; SImode fixup for i14; addr 20, range (-4084,4096): 0xffffffffe7fddef0
;; SImode fixup for i92; addr 48, range (-4084,4096): `__init_begin'+0x40000000
;; SImode fixup for i91; addr 56, range (-4084,4096): `__init_end'+0x40000000
;; SImode fixup for i90; addr 60, range (-4084,4096): `totalram_pages'
;; SImode fixup for i36; addr 68, range (-4084,4096): `mem_map'
;; SImode fixup for i60; addr 168, range (-4084,4096): `*.LC1'
;; SImode fixup for i61; addr 172, range (-4084,4096): `*.LC3'
;; SImode fixup for i89; addr 188, range (-4084,4096): `totalram_pages'
;; Emitting minipool after insn 102; address 244; align 4 (bytes)
;;  Offset 0, min -65536, max 4100 `__init_begin'
;;  Offset 4, min -65536, max 4104 `__init_end'
;;  Offset 8, min -65536, max 4116 0xffffffffe7fddef0
;;  Offset 12, min -65536, max 4144 `__init_begin'+0x40000000
;;  Offset 16, min -65536, max 4152 `__init_end'+0x40000000
;;  Offset 20, min -65536, max 4156 `totalram_pages'
;;  Offset 24, min -65536, max 4164 `mem_map'
;;  Offset 28, min -65536, max 4264 `*.LC1'
;;  Offset 32, min -65536, max 4268 `*.LC3'
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 98 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 98 2 99 arch/arm/mm/init.c:733 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 11 fp)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 9 r9)
                (expr_list:REG_DEAD (reg:SI 8 r8)
                    (expr_list:REG_DEAD (reg:SI 6 r6)
                        (expr_list:REG_DEAD (reg:SI 5 r5)
                            (expr_list:REG_DEAD (reg:SI 4 r4)
                                (expr_list:REG_DEAD (reg:SI 2 r2)
                                    (expr_list:REG_DEAD (reg:SI 1 r1)
                                        (expr_list:REG_DEAD (reg:SI 0 r0)
                                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                                        (set/f (reg/f:SI 13 sp)
                                                            (plus:SI (reg/f:SI 13 sp)
                                                                (const_int -48 [0xffffffffffffffd0])))
                                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                                            (reg:SI 0 r0))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 4 [0x4])) [0 S4 A32])
                                                            (reg:SI 1 r1))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 8 [0x8])) [0 S4 A32])
                                                            (reg:SI 2 r2))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 12 [0xc])) [0 S4 A32])
                                                            (reg:SI 4 r4))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 16 [0x10])) [0 S4 A32])
                                                            (reg:SI 5 r5))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 20 [0x14])) [0 S4 A32])
                                                            (reg:SI 6 r6))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 24 [0x18])) [0 S4 A32])
                                                            (reg:SI 7 r7))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                                            (reg:SI 8 r8))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 32 [0x20])) [0 S4 A32])
                                                            (reg:SI 9 r9))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 36 [0x24])) [0 S4 A32])
                                                            (reg:SI 10 sl))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 40 [0x28])) [0 S4 A32])
                                                            (reg:SI 11 fp))
                                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                                    (const_int 44 [0x2c])) [0 S4 A32])
                                                            (reg:SI 14 lr))
                                                    ])
                                                (nil)))))))))))))

(note 99 98 6 NOTE_INSN_PROLOGUE_END)

(insn:TI 6 99 93 arch/arm/mm/init.c:743 (set (reg/f:SI 2 r2 [143])
        (mem:SI (label_ref 122) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        (nil)))

(insn:TI 93 6 8 arch/arm/mm/init.c:743 (set (reg/f:SI 1 r1 [142])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        (nil)))

(insn 8 93 12 arch/arm/mm/init.c:743 (set (reg:SI 3 r3 [orig:134 ivtmp.624 ] [134])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 12 8 14 arch/arm/mm/init.c:445 (set (reg/f:SI 12 ip [163])
        (reg/f:SI 2 r2 [143])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        (nil)))

(insn 14 12 7 arch/arm/mm/init.c:445 (set (reg:SI 0 r0 [164])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn:TI 7 14 108 arch/arm/mm/init.c:743 (set (reg:SI 2 r2 [orig:141 D.25457 ] [141])
        (minus:SI (reg/f:SI 1 r1 [142])
            (reg/f:SI 2 r2 [143]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 1 r1 [142])
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>))
            (nil))))

(jump_insn 108 7 109 (set (pc)
        (label_ref 17)) 242 {*arm_jump} (nil))

(barrier 109 108 19)

(code_label 19 109 11 35 "" [1 uses])

(note 11 19 15 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 15 11 16 arch/arm/mm/init.c:445 (set (mem:SI (plus:SI (reg:SI 3 r3 [orig:134 ivtmp.624 ] [134])
                (reg/f:SI 12 ip [163])) [0 S4 A32])
        (reg:SI 0 r0 [164])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -402792720 [0xffffffffe7fddef0])
        (nil)))

(insn 16 15 17 arch/arm/mm/init.c:445 (set (reg:SI 3 r3 [orig:134 ivtmp.624 ] [134])
        (plus:SI (reg:SI 3 r3 [orig:134 ivtmp.624 ] [134])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(code_label 17 16 18 34 "" [1 uses])

(note 18 17 20 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 18 21 arch/arm/mm/init.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:141 D.25457 ] [141])
            (reg:SI 3 r3 [orig:134 ivtmp.624 ] [134]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 21 20 22 arch/arm/mm/init.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 22 21 92 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 92 22 42 arch/arm/mm/init.c:745 (set (reg/f:SI 5 r5 [148])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 42 92 91 include/linux/mm.h:417 (set (reg:SI 11 fp [161])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 91 42 90 arch/arm/mm/init.c:745 (set (reg/f:SI 10 sl [149])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn:TI 90 91 26 arch/arm/mm/init.c:745 (set (reg/f:SI 3 r3 [147])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(insn:TI 26 90 112 arch/arm/mm/init.c:745 (set (reg/v:SI 5 r5 [orig:138 pfn ] [138])
        (lshiftrt:SI (reg/f:SI 5 r5 [148])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                    (const_int 1073741824 [0x40000000])))
            (const_int 12 [0xc]))
        (nil)))

(note 112 26 36 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:138 pfn ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 36 112 28 arch/arm/mm/init.c:424 (set (reg/f:SI 9 r9 [159])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 24 [0x18]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        (nil)))

(insn:TI 28 36 32 arch/arm/mm/init.c:745 (set (reg:SI 10 sl [orig:139 D.25467 ] [139])
        (lshiftrt:SI (reg/f:SI 10 sl [149])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (lshiftrt:SI (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                    (const_int 1073741824 [0x40000000])))
            (const_int 12 [0xc]))
        (nil)))

(insn 32 28 24 arch/arm/mm/init.c:421 (set (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
        (reg/v:SI 5 r5 [orig:138 pfn ] [138])) 167 {*arm_movsi_insn} (nil))

(insn:TI 24 32 29 arch/arm/mm/init.c:745 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 3 r3 [147]) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
        (nil)))

(insn 29 24 31 arch/arm/mm/init.c:421 (set (reg:SI 8 r8 [150])
        (minus:SI (reg:SI 10 sl [orig:139 D.25467 ] [139])
            (reg/v:SI 5 r5 [orig:138 pfn ] [138]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 31 29 30 arch/arm/mm/init.c:421 (set (reg:SI 6 r6 [orig:135 ivtmp.616 ] [135])
        (ashift:SI (reg/v:SI 5 r5 [orig:138 pfn ] [138])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 30 31 113 arch/arm/mm/init.c:421 (set (reg/v:SI 8 r8 [orig:136 size ] [136])
        (ashift:SI (reg:SI 8 r8 [150])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 113 30 95 ( size (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:136 size ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 95 113 110 arch/arm/mm/init.c:745 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-4 S4 A32])
        (reg:SI 3 r3)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(jump_insn 110 95 111 (set (pc)
        (label_ref 49)) 242 {*arm_jump} (nil))

(barrier 111 110 114)

(note 114 111 115 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 115 114 51 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:137 page ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 51 115 35 37 "" [1 uses])

(note 35 51 37 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 37 35 116 arch/arm/mm/init.c:424 (set (reg/f:SI 7 r7 [orig:152 mem_map ] [152])
        (mem/f/c/i:SI (reg/f:SI 9 r9 [159]) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 9 r9 [159]) [0 mem_map+0 S4 A32])
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(note 116 37 47 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn 47 116 38 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
        (plus:SI (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 38 47 117 arch/arm/mm/init.c:424 (set (reg/v/f:SI 7 r7 [orig:137 page ] [137])
        (plus:SI (reg/f:SI 7 r7 [orig:152 mem_map ] [152])
            (reg:SI 6 r6 [orig:135 ivtmp.616 ] [135]))) 4 {*arm_addsi3} (nil))

(note 117 38 48 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:137 page ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 48 117 40 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 6 r6 [orig:135 ivtmp.616 ] [135])
        (plus:SI (reg:SI 6 r6 [orig:135 ivtmp.616 ] [135])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn:TI 40 48 41 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 7 r7 [orig:137 page ] [137])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 41 40 43 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 43 41 44 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:137 page ] [137])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 11 fp [161])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn:TI 44 43 80 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 7 r7 [orig:137 page ] [137])) 167 {*arm_movsi_insn} (nil))

(insn 80 44 46 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 46 80 118 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 118 46 49 ( pfn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 49 118 50 36 "" [1 uses])

(note 50 49 52 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 52 50 78 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133])
            (reg:SI 10 sl [orig:139 D.25467 ] [139]))) 219 {*arm_cmpsi_insn} (nil))

(insn 78 52 53 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 53 78 54 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 54 53 55 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 55 54 56 arch/arm/mm/init.c:431 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:136 size ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 56 55 57 arch/arm/mm/init.c:431 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))

(note 57 56 62 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 57 60 arch/arm/mm/init.c:432 (set (reg:SI 2 r2)
        (reg/v:SI 8 r8 [orig:136 size ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 60 62 61 arch/arm/mm/init.c:432 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 122)
                    (const_int 28 [0x1c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        (nil)))

(insn:TI 61 60 63 arch/arm/mm/init.c:432 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 122)
                    (const_int 32 [0x20]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)
        (nil)))

(call_insn:TI 63 61 64 arch/arm/mm/init.c:432 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(code_label 64 63 65 38 "" [1 uses])

(note 65 64 96 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 96 65 67 arch/arm/mm/init.c:745 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 67 96 89 arch/arm/mm/init.c:745 (set (reg:SI 5 r5 [157])
        (minus:SI (reg:SI 3 r3)
            (reg/v:SI 5 r5 [orig:138 pfn ] [138]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn 89 67 68 arch/arm/mm/init.c:745 (set (reg/f:SI 3 r3 [156])
        (mem:SI (const (plus (label_ref 122)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(insn:TI 68 89 119 arch/arm/mm/init.c:745 (set (reg:SI 4 r4 [158])
        (plus:SI (reg:SI 5 r5 [157])
            (reg/v:SI 4 r4 [orig:133 pfn.633 ] [133]))) 4 {*arm_addsi3} (nil))

(note 119 68 69 ( pfn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 69 119 100 arch/arm/mm/init.c:745 (set (mem/c/i:SI (reg/f:SI 3 r3 [156]) [0 totalram_pages+0 S4 A32])
        (reg:SI 4 r4 [158])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [156])
        (nil)))

(note 100 69 101 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 101 100 102 arch/arm/mm/init.c:748 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))

(barrier 102 101 120)

(code_label 120 102 121 41 "" [0 uses])

(insn 121 120 122 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 122 121 123 40 "" [0 uses])

(insn 123 122 124 (unspec_volatile [
            (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        ] 6) -1 (nil))

(insn 124 123 125 (unspec_volatile [
            (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        ] 6) -1 (nil))

(insn 125 124 126 (unspec_volatile [
            (const_int -402792720 [0xffffffffe7fddef0])
        ] 6) -1 (nil))

(insn 126 125 127 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                    (const_int 1073741824 [0x40000000])))
        ] 6) -1 (nil))

(insn 127 126 128 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                    (const_int 1073741824 [0x40000000])))
        ] 6) -1 (nil))

(insn 128 127 129 (unspec_volatile [
            (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        ] 6) -1 (nil))

(insn 129 128 130 (unspec_volatile [
            (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        ] 6) -1 (nil))

(insn 130 129 131 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1161a480>)
        ] 6) -1 (nil))

(insn 131 130 132 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1169b720>)
        ] 6) -1 (nil))

(insn 132 131 133 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 133 132 88)

(note 88 133 94 NOTE_INSN_DELETED)

(note 94 88 0 NOTE_INSN_DELETED)

;; Function mem_init (mem_init)[0:1360] (unlikely executed)

;; SImode fixup for i583; addr 0, range (-4084,4096): `max_pfn'
;; SImode fixup for i74; addr 8, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i582; addr 20, range (-4084,4096): `max_mapnr'
;; SImode fixup for i39; addr 44, range (-4084,4096): `mem_map'
;; SImode fixup for i79; addr 196, range (-4084,4096): `totalram_pages'
;; SImode fixup for i125; addr 200, range (-4084,4096): `totalhigh_pages'
;; SImode fixup for i88; addr 212, range (-4084,4096): `memblock'
;; SImode fixup for i581; addr 224, range (-4084,4096): `max_low_pfn'
;; SImode fixup for i648; addr 404, range (-4084,4096): `mem_map'
;; SImode fixup for i651; addr 572, range (-4084,4096): `mem_map'
;; SImode fixup for i580; addr 684, range (-4084,4096): `totalhigh_pages'
;; SImode fixup for i225; addr 692, range (-4084,4096): `totalram_pages'
;; SImode fixup for i524; addr 700, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i579; addr 716, range (-4084,4096): `mem_map'
;; SImode fixup for i302; addr 848, range (-4084,4096): `*.LC4'
;; SImode fixup for i304; addr 856, range (-4084,4096): `num_physpages'
;; SImode fixup for i307; addr 860, range (-4084,4096): `memblock'
;; SImode fixup for i484; addr 912, range (-4084,4096): `*.LC5'
;; SImode fixup for i577; addr 968, range (-4084,4096): `num_physpages'
;; SImode fixup for i348; addr 972, range (-4084,4096): `*.LC6'
;; SImode fixup for i573; addr 976, range (-4084,4096): `_etext'+0x3ff
;; SImode fixup for i571; addr 984, range (-4084,4096): `_edata'+0x3ff
;; SImode fixup for i570; addr 988, range (-4084,4096): `__bss_stop'+0x3ff
;; SImode fixup for i576; addr 1000, range (-4084,4096): `vm_stat'
;; SImode fixup for i575; addr 1004, range (-4084,4096): `totalhigh_pages'
;; SImode fixup for i362; addr 1016, range (-4084,4096): `*.LC7'
;; SImode fixup for i572; addr 1036, range (-4084,4096): `__init_end'+0x3ff
;; SImode fixup for i574; addr 1056, range (-4084,4096): `high_memory'
;; SImode fixup for i654; addr 1064, range (-4084,4096): `__init_begin'
;; SImode fixup for i653; addr 1080, range (-4084,4096): `_text'
;; SImode fixup for i656; addr 1092, range (-4084,4096): `__bss_start'
;; SImode fixup for i655; addr 1100, range (-4084,4096): `_sdata'
;; SImode fixup for i569; addr 1136, range (-4084,4096): 0xfffffffffff00000
;; SImode fixup for i659; addr 1152, range (-4084,4096): 0xffffffffbfe00000
;; SImode fixup for i568; addr 1168, range (-4084,4096): 0xfffffffffffe0000
;; SImode fixup for i561; addr 1256, range (-4084,4096): `_etext'
;; SImode fixup for i661; addr 1264, range (-4084,4096): `__init_begin'
;; SImode fixup for i560; addr 1288, range (-4084,4096): `__init_end'
;; SImode fixup for i558; addr 1296, range (-4084,4096): `__bss_stop'
;; SImode fixup for i559; addr 1316, range (-4084,4096): `_edata'
;; SImode fixup for i663; addr 1320, range (-4084,4096): `__bss_start'
;; SImode fixup for i466; addr 1324, range (-4084,4096): 0xffffffffffff0000
;; SImode fixup for i660; addr 1332, range (-4084,4096): `_text'
;; SImode fixup for i467; addr 1336, range (-4084,4096): 0xffffffffffff1000
;; SImode fixup for i465; addr 1340, range (-4084,4096): `*.LC8'
;; SImode fixup for i662; addr 1348, range (-4084,4096): `_sdata'
;; Emitting minipool after insn 682; address 1448; align 4 (bytes)
;;  Offset 0, min -65536, max 4096 `max_pfn'
;;  Offset 4, min -65536, max 4104 `*.LANCHOR1'
;;  Offset 8, min -65536, max 4116 `max_mapnr'
;;  Offset 12, min -65536, max 4140 `mem_map'
;;  Offset 16, min -65536, max 4292 `totalram_pages'
;;  Offset 20, min -65536, max 4296 `totalhigh_pages'
;;  Offset 24, min -65536, max 4308 `memblock'
;;  Offset 28, min -65536, max 4320 `max_low_pfn'
;;  Offset 32, min -65536, max 4944 `*.LC4'
;;  Offset 36, min -65536, max 4952 `num_physpages'
;;  Offset 40, min -65536, max 5008 `*.LC5'
;;  Offset 44, min -65536, max 5068 `*.LC6'
;;  Offset 48, min -65536, max 5072 `_etext'+0x3ff
;;  Offset 52, min -65536, max 5080 `_edata'+0x3ff
;;  Offset 56, min -65536, max 5084 `__bss_stop'+0x3ff
;;  Offset 60, min -65536, max 5096 `vm_stat'
;;  Offset 64, min -65536, max 5112 `*.LC7'
;;  Offset 68, min -65536, max 5132 `__init_end'+0x3ff
;;  Offset 72, min -65536, max 5152 `high_memory'
;;  Offset 76, min -65536, max 5160 `__init_begin'
;;  Offset 80, min -65536, max 5176 `_text'
;;  Offset 84, min -65536, max 5188 `__bss_start'
;;  Offset 88, min -65536, max 5196 `_sdata'
;;  Offset 92, min -65536, max 5232 0xfffffffffff00000
;;  Offset 96, min -65536, max 5248 0xffffffffbfe00000
;;  Offset 100, min -65536, max 5264 0xfffffffffffe0000
;;  Offset 104, min -65536, max 5352 `_etext'
;;  Offset 108, min -65536, max 5384 `__init_end'
;;  Offset 112, min -65536, max 5392 `__bss_stop'
;;  Offset 116, min -65536, max 5412 `_edata'
;;  Offset 120, min -65536, max 5420 0xffffffffffff0000
;;  Offset 124, min -65536, max 5432 0xffffffffffff1000
;;  Offset 128, min -65536, max 5436 `*.LC8'
(note 4 0 6 NOTE_INSN_DELETED)

(note 6 4 5 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 11 NOTE_INSN_FUNCTION_BEG)

(note 11 5 583 NOTE_INSN_DELETED)

(insn:TI 583 11 677 arch/arm/mm/init.c:595 (set (reg/f:SI 2 r2 [194])
        (mem:SI (label_ref 830) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)
        (nil)))

(insn/f:TI 677 583 74 arch/arm/mm/init.c:585 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 9 r9)
                (expr_list:REG_DEAD (reg:SI 8 r8)
                    (expr_list:REG_DEAD (reg:SI 7 r7)
                        (expr_list:REG_DEAD (reg:SI 6 r6)
                            (expr_list:REG_DEAD (reg:SI 5 r5)
                                (expr_list:REG_DEAD (reg:SI 4 r4)
                                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                                (set/f (reg/f:SI 13 sp)
                                                    (plus:SI (reg/f:SI 13 sp)
                                                        (const_int -36 [0xffffffffffffffdc])))
                                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                                    (reg:SI 4 r4))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 4 [0x4])) [0 S4 A32])
                                                    (reg:SI 5 r5))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 8 [0x8])) [0 S4 A32])
                                                    (reg:SI 6 r6))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 12 [0xc])) [0 S4 A32])
                                                    (reg:SI 7 r7))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 16 [0x10])) [0 S4 A32])
                                                    (reg:SI 8 r8))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 20 [0x14])) [0 S4 A32])
                                                    (reg:SI 9 r9))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 24 [0x18])) [0 S4 A32])
                                                    (reg:SI 10 sl))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 28 [0x1c])) [0 S4 A32])
                                                    (reg:SI 11 fp))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 32 [0x20])) [0 S4 A32])
                                                    (reg:SI 14 lr))
                                            ])
                                        (nil)))))))))))

(insn:TI 74 677 10 arch/arm/mm/init.c:487 discrim 1 (set (reg/f:SI 7 r7 [413])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 10 74 14 arch/arm/mm/init.c:595 (set (reg:SI 1 r1 [orig:196 max_pfn ] [196])
        (mem/c/i:SI (reg/f:SI 2 r2 [194]) [0 max_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [194])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>) [0 max_pfn+0 S4 A32])
            (nil))))

(insn 14 10 582 arch/arm/mm/init.c:595 (set (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 582 14 678 arch/arm/mm/init.c:595 (set (reg/f:SI 2 r2 [193])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)
        (nil)))

(insn/f 678 582 679 arch/arm/mm/init.c:585 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -148 [0xffffffffffffff6c]))) 4 {*arm_addsi3} (nil))

(note 679 678 12 NOTE_INSN_PROLOGUE_END)

(insn:TI 12 679 15 arch/arm/mm/init.c:595 (set (reg:SI 1 r1 [197])
        (sign_extract:SI (reg:SI 1 r1 [orig:196 max_pfn ] [196])
            (const_int 27 [0x1b])
            (const_int 0 [0x0]))) 123 {extv} (nil))

(insn 15 12 725 arch/arm/mm/init.c:487 (set (reg/v:SI 5 r5 [orig:176 i ] [176])
        (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 725 15 16 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:176 i ] [176])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 16 725 726 arch/arm/mm/init.c:480 (set (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
        (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 726 16 21 ( prev_bank_end (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 21 726 39 arch/arm/mm/init.c:584 (set (reg/f:SI 10 sl [414])
        (plus:SI (reg/f:SI 7 r7 [413])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn:TI 39 21 13 arch/arm/mm/init.c:457 (set (reg/f:SI 8 r8 [415])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        (nil)))

(insn:TI 13 39 708 arch/arm/mm/init.c:595 (set (mem/c/i:SI (reg/f:SI 2 r2 [193]) [0 max_mapnr+0 S4 A32])
        (reg:SI 1 r1 [197])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [193])
        (expr_list:REG_DEAD (reg:SI 1 r1 [197])
            (nil))))

(jump_insn 708 13 709 (set (pc)
        (label_ref 71)) 242 {*arm_jump} (nil))

(barrier 709 708 727)

(note 727 709 73 ( pg (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:178 pg ] [178])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 73 727 19 45 "" [1 uses])

(note 19 73 27 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 27 19 28 NOTE_INSN_DELETED)

(note 28 27 30 NOTE_INSN_DELETED)

(note 30 28 31 NOTE_INSN_DELETED)

(note 31 30 33 NOTE_INSN_DELETED)

(note 33 31 34 NOTE_INSN_DELETED)

(note 34 33 35 NOTE_INSN_DELETED)

(note 35 34 23 NOTE_INSN_DELETED)

(insn:TI 23 35 24 arch/arm/mm/init.c:490 (set (reg:SI 1 r1 [orig:200 <variable>.start ] [200])
        (mem/s/j:SI (plus:SI (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn:TI 24 23 728 arch/arm/mm/init.c:490 (set (reg/v:SI 1 r1 [orig:174 bank_start ] [174])
        (lshiftrt:SI (reg:SI 1 r1 [orig:200 <variable>.start ] [200])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 728 24 25 ( bank_start (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:174 bank_start ] [174])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 25 728 729 arch/arm/mm/init.c:505 (set (reg:SI 1 r1 [201])
        (and:SI (reg/v:SI 1 r1 [orig:174 bank_start ] [174])
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (nil))

(note 729 25 26 ( bank_start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 26 729 730 arch/arm/mm/init.c:505 (set (reg/v:SI 1 r1 [orig:150 bank_start.756 ] [150])
        (and:SI (reg:SI 1 r1 [201])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 1 r1 [orig:174 bank_start ] [174])
            (const_int -1024 [0xfffffffffffffc00]))
        (nil)))

(note 730 26 36 ( bank_start (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:150 bank_start.756 ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 36 730 37 arch/arm/mm/init.c:511 (set (reg:CC_DLTU 24 cc)
        (compare:CC_DLTU (and:SI (ltu:SI (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
                    (reg/v:SI 1 r1 [orig:150 bank_start.756 ] [150]))
                (ne:SI (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(jump_insn:TI 37 36 38 arch/arm/mm/init.c:511 (set (pc)
        (if_then_else (eq (reg:CC_DLTU 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DLTU 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 38 37 41 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 41 38 45 NOTE_INSN_DELETED)

(note 45 41 47 NOTE_INSN_DELETED)

(note 47 45 50 NOTE_INSN_DELETED)

(note 50 47 40 NOTE_INSN_DELETED)

(insn:TI 40 50 42 arch/arm/mm/init.c:457 (set (reg/f:SI 2 r2 [orig:179 mem_map.375 ] [179])
        (mem/f/c/i:SI (reg/f:SI 8 r8 [415]) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 8 r8 [415]) [0 mem_map+0 S4 A32])
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(insn:TI 42 40 731 arch/arm/mm/init.c:464 (set (reg:SI 0 r0 [211])
        (plus:SI (mult:SI (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
                (const_int 32 [0x20]))
            (reg/f:SI 2 r2 [orig:179 mem_map.375 ] [179]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
        (nil)))

(note 731 42 48 ( pg (nil)) NOTE_INSN_VAR_LOCATION)

(insn 48 731 732 arch/arm/mm/init.c:465 (set (reg:SI 1 r1 [216])
        (plus:SI (mult:SI (reg/v:SI 1 r1 [orig:150 bank_start.756 ] [150])
                (const_int 32 [0x20]))
            (reg/f:SI 2 r2 [orig:179 mem_map.375 ] [179]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:179 mem_map.375 ] [179])
        (nil)))

(note 732 48 43 ( bank_start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 43 732 49 arch/arm/mm/init.c:464 (set (reg:SI 0 r0 [213])
        (plus:SI (reg:SI 0 r0 [211])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 49 43 44 arch/arm/mm/init.c:465 (set (reg:SI 1 r1 [217])
        (plus:SI (reg:SI 1 r1 [216])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn:TI 44 49 555 arch/arm/mm/init.c:464 (set (reg:SI 0 r0 [212])
        (plus:SI (reg:SI 0 r0 [213])
            (const_int 1073741839 [0x4000000f]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 0 r0 [211])
            (const_int 1073745919 [0x40000fff]))
        (nil)))

(insn 555 44 733 arch/arm/mm/init.c:465 (set (reg/v:SI 1 r1 [orig:177 pgend ] [177])
        (and:SI (reg:SI 1 r1 [217])
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(note 733 555 553 ( pgend (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:177 pgend ] [177])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 553 733 734 arch/arm/mm/init.c:464 (set (reg/v:SI 0 r0 [orig:178 pg ] [178])
        (and:SI (reg:SI 0 r0 [212])
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (nil))

(note 734 553 556 ( pg (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:178 pg ] [178])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 556 734 554 arch/arm/mm/init.c:465 (set (reg/v:SI 1 r1 [orig:177 pgend ] [177])
        (and:SI (reg/v:SI 1 r1 [orig:177 pgend ] [177])
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 554 556 52 arch/arm/mm/init.c:464 (set (reg/v:SI 0 r0 [orig:178 pg ] [178])
        (and:SI (reg/v:SI 0 r0 [orig:178 pg ] [178])
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 52 554 53 arch/arm/mm/init.c:471 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:178 pg ] [178])
            (reg/v:SI 1 r1 [orig:177 pgend ] [177]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 53 52 54 arch/arm/mm/init.c:471 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))

(note 54 53 55 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 55 54 57 NOTE_INSN_DELETED)

(insn:TI 57 55 736 arch/arm/mm/init.c:472 (set (reg:SI 1 r1)
        (minus:SI (reg/v:SI 1 r1 [orig:177 pgend ] [177])
            (reg:SI 0 r0))) 28 {*arm_subsi3_insn} (nil))

(note 736 57 735 ( pgend (nil)) NOTE_INSN_VAR_LOCATION)

(note 735 736 58 ( pg (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 58 735 737 arch/arm/mm/init.c:472 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 737 58 738 ( prev_bank_end (nil)) NOTE_INSN_VAR_LOCATION)

(note 738 737 739 ( pg (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:178 pg ] [178])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 739 738 740 ( pgend (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:177 pgend ] [177])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 740 739 741 ( bank_start (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:150 bank_start.756 ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 741 740 59 ( prev_bank_end (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 59 741 60 44 "" [2 uses])

(note 60 59 61 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 61 60 62 NOTE_INSN_DELETED)

(note 62 61 67 NOTE_INSN_DELETED)

(note 67 62 63 NOTE_INSN_DELETED)

(insn:TI 63 67 744 arch/arm/mm/init.c:519 (parallel [
            (set (reg:SI 3 r3 [220])
                (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
                            (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])
                    (mem/s/j:SI (plus:SI (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
                            (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])))
            (clobber (reg:SI 1 r1))
        ]) 321 {*arith_adjacentmem} (expr_list:REG_DEAD (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))

(note 744 63 742 ( prev_bank_end (nil)) NOTE_INSN_VAR_LOCATION)

(note 742 744 743 ( pgend (nil)) NOTE_INSN_VAR_LOCATION)

(note 743 742 64 ( bank_start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 64 743 65 arch/arm/mm/init.c:519 (set (reg:SI 3 r3 [223])
        (lshiftrt:SI (reg:SI 3 r3 [220])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 65 64 66 arch/arm/mm/init.c:519 (set (reg:SI 3 r3 [225])
        (plus:SI (reg:SI 3 r3 [223])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 66 65 551 arch/arm/mm/init.c:519 (set (reg:SI 3 r3 [224])
        (plus:SI (reg:SI 3 r3 [225])
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 3 r3 [223])
            (const_int 1023 [0x3ff]))
        (nil)))

(insn:TI 551 66 745 arch/arm/mm/init.c:519 (set (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
        (and:SI (reg:SI 3 r3 [224])
            (const_int -1021 [0xfffffffffffffc03]))) 67 {*arm_andsi3_insn} (nil))

(note 745 551 552 ( prev_bank_end (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 552 745 71 arch/arm/mm/init.c:519 (set (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
        (and:SI (reg/v:SI 3 r3 [orig:175 prev_bank_end ] [175])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(code_label 71 552 72 43 "" [1 uses])

(note 72 71 75 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 75 72 22 arch/arm/mm/init.c:487 discrim 1 (set (reg:SI 2 r2 [orig:228 meminfo.nr_banks ] [228])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [413])
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [413])
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 22 75 70 arch/arm/mm/init.c:584 (set (reg/f:SI 6 r6 [orig:151 D.26350 ] [151])
        (plus:SI (reg/f:SI 10 sl [414])
            (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(insn:TI 70 22 76 arch/arm/mm/init.c:487 (set (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])
        (plus:SI (reg:SI 4 r4 [orig:152 ivtmp.752 ] [152])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn:TI 76 70 69 arch/arm/mm/init.c:487 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:176 i ] [176])
            (reg:SI 2 r2 [orig:228 meminfo.nr_banks ] [228]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:228 meminfo.nr_banks ] [228])
        (nil)))

(insn 69 76 77 arch/arm/mm/init.c:487 (set (reg/v:SI 5 r5 [orig:176 i ] [176])
        (plus:SI (reg/v:SI 5 r5 [orig:176 i ] [176])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 77 69 78 arch/arm/mm/init.c:487 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
            (nil))))

(note 78 77 82 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 82 78 138 NOTE_INSN_DELETED)

(note 138 82 132 NOTE_INSN_DELETED)

(note 132 138 79 NOTE_INSN_DELETED)

(insn:TI 79 132 125 arch/arm/mm/init.c:600 (set (reg/f:SI 4 r4 [229])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(insn:TI 125 79 80 arch/arm/mm/init.c:564 (set (reg/f:SI 10 sl [405])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)
        (nil)))

(insn:TI 80 125 746 arch/arm/mm/init.c:600 (set (reg:SI 5 r5 [orig:192 totalram_pages.389 ] [192])
        (mem/c/i:SI (reg/f:SI 4 r4 [229]) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
        (nil)))

(note 746 80 81 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn 81 746 748 arch/arm/mm/init.c:600 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("free_all_bootmem") [flags 0x41] <function_decl 0x11095500 free_all_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(note 748 81 747 ( prev_bank_end (nil)) NOTE_INSN_VAR_LOCATION)

(note 747 748 88 ( pg (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 88 747 216 arch/arm/mm/init.c:536 (set (reg/f:SI 3 r3 [233])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 24 [0x18]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 216 88 89 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 7 r7 [404])
        (reg/f:SI 3 r3 [233])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 89 216 749 arch/arm/mm/init.c:536 (set (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [233])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [233])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(note 749 89 581 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 581 749 87 arch/arm/mm/init.c:532 (set (reg/f:SI 3 r3 [232])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 28 [0x1c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)
        (nil)))

(insn:TI 87 581 645 arch/arm/mm/init.c:532 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 3 r3 [232]) [0 max_low_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>) [0 max_low_pfn+0 S4 A32])
        (nil)))

(insn:TI 645 87 84 arch/arm/mm/init.c:532 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [0 %sfp+-8 S4 A32])
        (reg:SI 3 r3)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn:TI 84 645 85 arch/arm/mm/init.c:600 (set (reg:SI 0 r0 [231])
        (plus:SI (reg:SI 0 r0)
            (reg:SI 5 r5 [orig:192 totalram_pages.389 ] [192]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 5 r5 [orig:192 totalram_pages.389 ] [192])
        (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 4 r4 [229]) [0 totalram_pages+0 S4 A32])
            (nil))))

(insn 85 84 710 arch/arm/mm/init.c:600 (set (mem/c/i:SI (reg/f:SI 4 r4 [229]) [0 totalram_pages+0 S4 A32])
        (reg:SI 0 r0 [231])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 4 r4 [229])
        (expr_list:REG_DEAD (reg:SI 0 r0 [231])
            (nil))))

(jump_insn 710 85 711 (set (pc)
        (label_ref 213)) 242 {*arm_jump} (nil))

(barrier 711 710 750)

(note 750 711 751 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 9 r9 [orig:173 page ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 751 750 752 ( res (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:168 res ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 752 751 215 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 215 752 92 56 "" [1 uses])

(note 92 215 93 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 92 753 include/linux/memblock.h:120 (set (reg:SI 4 r4 [orig:170 D.25753 ] [170])
        (mem/s/j:SI (reg/v/f:SI 6 r6 [orig:167 mem ] [167]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 753 93 94 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 94 753 754 include/linux/memblock.h:129 (set (reg:SI 5 r5 [orig:235 <variable>.size ] [235])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])
        (nil)))

(note 754 94 646 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:146 start.761 ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 646 754 95 arch/arm/mm/init.c:541 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [0 %sfp+-8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 95 646 96 include/linux/memblock.h:129 (set (reg:SI 5 r5 [234])
        (plus:SI (reg:SI 4 r4 [orig:170 D.25753 ] [170])
            (reg:SI 5 r5 [orig:235 <variable>.size ] [235]))) 4 {*arm_addsi3} (nil))

(insn:TI 96 95 755 include/linux/memblock.h:129 (set (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
        (lshiftrt:SI (reg:SI 5 r5 [234])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 755 96 97 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 97 755 98 arch/arm/mm/init.c:541 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
            (reg:SI 2 r2))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 98 97 99 arch/arm/mm/init.c:541 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 99 98 100 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 100 99 105 include/linux/memblock.h:120 (set (reg:SI 4 r4 [237])
        (plus:SI (reg:SI 4 r4 [orig:170 D.25753 ] [170])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 105 100 101 arch/arm/mm/init.c:549 (set (reg/v/f:SI 8 r8 [orig:168 res ] [168])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
        (nil)))

(insn:TI 101 105 590 include/linux/memblock.h:120 (set (reg:SI 4 r4 [236])
        (plus:SI (reg:SI 4 r4 [237])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 4 r4 [orig:170 D.25753 ] [170])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 590 101 102 (set (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
        (reg/v/f:SI 6 r6 [orig:167 mem ] [167])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
        (nil)))

(insn:TI 102 590 756 include/linux/memblock.h:120 (set (reg/v:SI 4 r4 [orig:149 start.758 ] [149])
        (lshiftrt:SI (reg:SI 4 r4 [236])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 756 102 103 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:149 start.758 ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 103 756 757 include/linux/memblock.h:120 (parallel [
            (set (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
                (umax:SI (reg/v:SI 4 r4 [orig:149 start.758 ] [149])
                    (reg:SI 2 r2)))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(note 757 103 712 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 712 757 713 (set (pc)
        (label_ref 164)) 242 {*arm_jump} (nil))

(barrier 713 712 758)

(note 758 713 759 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 759 758 166 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 166 759 108 53 "" [1 uses])

(note 108 166 109 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 108 110 include/linux/memblock.h:138 (set (reg:SI 2 r2 [orig:171 D.25749 ] [171])
        (mem/s/j:SI (reg/v/f:SI 8 r8 [orig:168 res ] [168]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 110 109 111 include/linux/memblock.h:147 (set (reg:SI 12 ip [orig:240 <variable>.size ] [240])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:168 res ] [168])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:168 res ] [168])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])
        (nil)))

(insn:TI 111 110 112 include/linux/memblock.h:147 (set (reg:SI 12 ip [239])
        (plus:SI (reg:SI 2 r2 [orig:171 D.25749 ] [171])
            (reg:SI 12 ip [orig:240 <variable>.size ] [240]))) 4 {*arm_addsi3} (nil))

(insn:TI 112 111 113 include/linux/memblock.h:147 (set (reg:SI 12 ip [242])
        (plus:SI (reg:SI 12 ip [239])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn:TI 113 112 114 include/linux/memblock.h:147 (set (reg:SI 12 ip [241])
        (plus:SI (reg:SI 12 ip [242])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 12 ip [239])
            (const_int 4095 [0xfff]))
        (nil)))

(insn:TI 114 113 760 include/linux/memblock.h:147 (set (reg/v:SI 12 ip [orig:146 start.761 ] [146])
        (lshiftrt:SI (reg:SI 12 ip [241])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 760 114 115 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:146 start.761 ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 115 760 116 arch/arm/mm/init.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:146 start.761 ] [146])
            (reg/v:SI 4 r4 [orig:145 start.762 ] [145]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 116 115 761 arch/arm/mm/init.c:555 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 761 116 117 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 117 761 118 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 118 117 762 include/linux/memblock.h:138 (set (reg/v:SI 2 r2 [orig:147 start.760 ] [147])
        (lshiftrt:SI (reg:SI 2 r2 [orig:171 D.25749 ] [171])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 762 118 121 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:147 start.760 ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 121 762 763 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 12 ip [orig:139 start.769 ] [139])
                (umin:SI (reg/v:SI 12 ip [orig:146 start.761 ] [146])
                    (reg/v:SI 5 r5 [orig:148 start.759 ] [148])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 763 121 119 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:139 start.769 ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 119 763 764 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 2 r2 [orig:138 start.770 ] [138])
                (umax:SI (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
                    (reg/v:SI 2 r2 [orig:147 start.760 ] [147])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 764 119 120 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:138 start.770 ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 120 764 765 include/linux/memblock.h:138 (parallel [
            (set (reg/v:SI 2 r2 [orig:140 start.768 ] [140])
                (umin:SI (reg/v:SI 2 r2 [orig:138 start.770 ] [138])
                    (reg/v:SI 5 r5 [orig:148 start.759 ] [148])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 765 120 122 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 start.768 ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 122 765 123 arch/arm/mm/init.c:563 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:140 start.768 ] [140])
            (reg/v:SI 4 r4 [orig:145 start.762 ] [145]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 123 122 766 arch/arm/mm/init.c:563 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))

(note 766 123 124 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 124 766 126 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 126 124 593 arch/arm/mm/init.c:564 (set (reg:SI 6 r6)
        (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
        (nil)))

(insn 593 126 127 (set (reg/v:SI 11 fp [orig:140 start.768 ] [140])
        (reg/v:SI 2 r2 [orig:140 start.768 ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 start.768 ] [140])
        (nil)))

(insn:TI 127 593 767 arch/arm/mm/init.c:564 (set (reg:SI 9 r9 [orig:153 ivtmp.734 ] [153])
        (ashift:SI (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(note 767 127 595 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn 595 767 647 (set (reg/v:SI 2 r2 [orig:145 start.762 ] [145])
        (reg/v:SI 4 r4 [orig:145 start.762 ] [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
        (nil)))

(insn:TI 647 595 128 arch/arm/mm/init.c:564 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 140 [0x8c])) [0 %sfp+-4 S4 A32])
        (reg:SI 6 r6)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6)
        (nil)))

(insn 128 647 714 arch/arm/mm/init.c:564 (set (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
        (reg/v:SI 4 r4 [orig:145 start.762 ] [145])) 167 {*arm_movsi_insn} (nil))

(jump_insn 714 128 715 (set (pc)
        (label_ref 145)) 242 {*arm_jump} (nil))

(barrier 715 714 768)

(note 768 715 769 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:172 page ] [172])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 769 768 147 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 11 fp [orig:140 start.768 ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 147 769 131 52 "" [1 uses])

(note 131 147 648 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 648 131 143 arch/arm/mm/init.c:424 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 143 648 770 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
        (plus:SI (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(note 770 143 133 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 133 770 771 arch/arm/mm/init.c:424 (set (reg/f:SI 4 r4 [orig:245 mem_map ] [245])
        (mem/f/c/i:SI (reg:SI 1 r1) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 406) [0 mem_map+0 S4 A32])
            (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
                (nil)))))

(note 771 133 637 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 637 771 134 include/linux/page-flags.h:207 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [0 S4 A32])
        (reg:SI 2 r2)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 134 637 772 arch/arm/mm/init.c:424 (set (reg/v/f:SI 4 r4 [orig:172 page ] [172])
        (plus:SI (reg/f:SI 4 r4 [orig:245 mem_map ] [245])
            (reg:SI 9 r9 [orig:153 ivtmp.734 ] [153]))) 4 {*arm_addsi3} (nil))

(note 772 134 638 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:172 page ] [172])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 638 772 773 include/linux/page-flags.h:207 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [0 S4 A32])
        (reg:SI 3 r3)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(note 773 638 136 ( mem (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 136 773 639 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:172 page ] [172])) 167 {*arm_movsi_insn} (nil))

(insn 639 136 137 include/linux/page-flags.h:207 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(call_insn:TI 137 639 649 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 649 137 140 include/linux/mm.h:417 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn:TI 140 649 139 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 4 r4 [orig:172 page ] [172])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 4 r4 [orig:172 page ] [172])
        (nil)))

(insn 139 140 493 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:172 page ] [172])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn:TI 493 139 144 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 144 493 142 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 9 r9 [orig:153 ivtmp.734 ] [153])
        (plus:SI (reg:SI 9 r9 [orig:153 ivtmp.734 ] [153])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 142 144 642 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 642 142 641 arch/arm/mm/init.c:427 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 641 642 640 arch/arm/mm/init.c:427 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 640 641 774 arch/arm/mm/init.c:427 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 774 640 775 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 775 774 145 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 145 775 146 51 "" [1 uses])

(note 146 145 148 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 148 146 491 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:144 start.763 ] [144])
            (reg/v:SI 11 fp [orig:140 start.768 ] [140]))) 219 {*arm_cmpsi_insn} (nil))

(insn 491 148 149 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 149 491 776 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 776 149 150 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 11 fp [orig:140 start.768 ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 150 776 601 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 601 150 777 (set (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
        (reg/v:SI 2 r2 [orig:145 start.762 ] [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:145 start.762 ] [145])
        (nil)))

(note 777 601 650 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn 650 777 152 arch/arm/mm/init.c:564 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 140 [0x8c])) [0 %sfp+-4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 152 650 153 arch/arm/mm/init.c:564 (set (reg:SI 4 r4 [248])
        (minus:SI (reg:SI 2 r2)
            (reg/v:SI 4 r4 [orig:145 start.762 ] [145]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil)))

(insn:TI 153 152 154 arch/arm/mm/init.c:564 (set (reg:SI 6 r6 [249])
        (plus:SI (reg:SI 4 r4 [248])
            (reg/v:SI 6 r6 [orig:144 start.763 ] [144]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 4 r4 [248])
        (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32])
            (nil))))

(insn 154 153 778 arch/arm/mm/init.c:564 (set (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 6 r6 [249])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [249])
        (nil)))

(note 778 154 779 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 9 r9 [orig:173 page ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 779 778 780 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 780 779 155 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 155 780 156 50 "" [1 uses])

(note 156 155 157 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 157 156 158 arch/arm/mm/init.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:139 start.769 ] [139])
            (reg/v:SI 5 r5 [orig:148 start.759 ] [148]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 158 157 781 arch/arm/mm/init.c:567 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 635)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))

(note 781 158 159 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 159 781 160 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 160 159 782 arch/arm/mm/init.c:567 (set (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
        (reg/v:SI 12 ip [orig:139 start.769 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:139 start.769 ] [139])
        (nil)))

(note 782 160 161 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 161 782 162 49 "" [1 uses])

(note 162 161 163 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 163 162 164 arch/arm/mm/init.c:549 (set (reg/v/f:SI 8 r8 [orig:168 res ] [168])
        (plus:SI (reg/v/f:SI 8 r8 [orig:168 res ] [168])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(code_label 164 163 165 48 "" [1 uses])

(note 165 164 170 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 170 165 169 NOTE_INSN_DELETED)

(insn:TI 169 170 171 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 1 r1 [orig:253 memblock.reserved.cnt ] [253])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 20 [0x14]))) [0 memblock.reserved.cnt+0 S4 A32])
            (nil))))

(insn:TI 171 169 172 arch/arm/mm/init.c:549 discrim 1 (set (reg/f:SI 2 r2 [orig:255 memblock.reserved.regions ] [255])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
            (nil))))

(insn:TI 172 171 173 arch/arm/mm/init.c:549 discrim 1 (set (reg:SI 2 r2 [254])
        (plus:SI (mult:SI (reg:SI 1 r1 [orig:253 memblock.reserved.cnt ] [253])
                (const_int 8 [0x8]))
            (reg/f:SI 2 r2 [orig:255 memblock.reserved.regions ] [255]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:253 memblock.reserved.cnt ] [253])
        (nil)))

(insn:TI 173 172 174 arch/arm/mm/init.c:549 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 8 r8 [orig:168 res ] [168])
            (reg:SI 2 r2 [254]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [254])
        (nil)))

(jump_insn:TI 174 173 175 arch/arm/mm/init.c:549 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 166)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))

(note 175 174 178 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 178 175 607 arch/arm/mm/init.c:572 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
            (reg/v:SI 5 r5 [orig:148 start.759 ] [148]))) 219 {*arm_cmpsi_insn} (nil))

(insn 607 178 183 (set (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
        (reg/v/f:SI 3 r3 [orig:167 mem ] [167])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
        (nil)))

(insn:TI 183 607 783 arch/arm/mm/init.c:573 (cond_exec (ltu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 8 r8 [orig:154 ivtmp.722 ] [154])
            (ashift:SI (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
                (const_int 5 [0x5])))) 2320 {neon_vornv2di+53} (nil))

(note 783 183 176 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn 176 783 784 arch/arm/mm/init.c:549 discrim 1 (set (reg/v:SI 3 r3 [orig:137 start.772 ] [137])
        (reg/v:SI 4 r4 [orig:145 start.762 ] [145])) 167 {*arm_movsi_insn} (nil))

(note 784 176 182 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 182 784 179 arch/arm/mm/init.c:573 (cond_exec (ltu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 11 fp [orig:142 totalhigh_pages.765 ] [142])
            (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn 179 182 785 arch/arm/mm/init.c:572 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 200)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7372 [0x1ccc])
            (nil))))

(note 785 179 716 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 start.772 ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 716 785 717 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 717 716 718 (set (pc)
        (label_ref 210)) 242 {*arm_jump} (nil))

(barrier 718 717 786)

(note 786 718 202 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 202 786 186 55 "" [1 uses])

(note 186 202 651 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 651 186 188 arch/arm/mm/init.c:424 (set (reg:SI 12 ip)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 188 651 787 arch/arm/mm/init.c:424 (set (reg/f:SI 9 r9 [orig:258 mem_map ] [258])
        (mem/f/c/i:SI (reg:SI 12 ip) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 406) [0 mem_map+0 S4 A32])
            (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
                (nil)))))

(note 787 188 643 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 643 787 189 include/linux/page-flags.h:207 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [0 S4 A32])
        (reg:SI 3 r3)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (nil)))

(insn:TI 189 643 788 arch/arm/mm/init.c:424 (set (reg/v/f:SI 9 r9 [orig:173 page ] [173])
        (plus:SI (reg/f:SI 9 r9 [orig:258 mem_map ] [258])
            (reg:SI 8 r8 [orig:154 ivtmp.722 ] [154]))) 4 {*arm_addsi3} (nil))

(note 788 189 199 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 9 r9 [orig:173 page ] [173])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 199 788 191 arch/arm/mm/init.c:423 discrim 2 (set (reg:SI 8 r8 [orig:154 ivtmp.722 ] [154])
        (plus:SI (reg:SI 8 r8 [orig:154 ivtmp.722 ] [154])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn:TI 191 199 192 include/linux/page-flags.h:207 (set (reg:SI 1 r1)
        (reg/v/f:SI 9 r9 [orig:173 page ] [173])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 192 191 652 include/linux/page-flags.h:207 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x512e0080 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 652 192 195 include/linux/mm.h:417 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn:TI 195 652 194 arch/arm/mm/init.c:427 (set (reg:SI 0 r0)
        (reg/v/f:SI 9 r9 [orig:173 page ] [173])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 9 r9 [orig:173 page ] [173])
        (nil)))

(insn 194 195 489 include/linux/mm.h:417 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 9 r9 [orig:173 page ] [173])
                (const_int 16 [0x10])) [0 <variable>.D.8033.D.8032.D.8031._count.counter+0 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn:TI 489 194 197 arch/arm/mm/init.c:427 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 197 489 644 arch/arm/mm/init.c:427 (parallel [
            (call (mem:SI (symbol_ref:SI ("__free_pages") [flags 0x41] <function_decl 0x10f4c580 __free_pages>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 644 197 789 arch/arm/mm/init.c:427 (set (reg:SI 3 r3)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 789 644 200 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 200 789 201 54 "" [1 uses])

(note 201 200 203 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 203 201 487 arch/arm/mm/init.c:423 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
            (reg/v:SI 5 r5 [orig:148 start.759 ] [148]))) 219 {*arm_cmpsi_insn} (nil))

(insn 487 203 198 include/linux/page-flags.h:207 (set (reg:SI 0 r0)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn:TI 198 487 204 arch/arm/mm/init.c:423 discrim 2 (set (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
        (plus:SI (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 204 198 205 arch/arm/mm/init.c:423 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 202)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 205 204 207 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 207 205 208 arch/arm/mm/init.c:573 (set (reg:SI 5 r5 [261])
        (plus:SI (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
            (reg:SI 11 fp [orig:142 totalhigh_pages.765 ] [142]))) 4 {*arm_addsi3} (nil))

(insn:TI 208 207 209 arch/arm/mm/init.c:573 (set (reg:SI 3 r3 [262])
        (minus:SI (reg:SI 5 r5 [261])
            (reg/v:SI 3 r3 [orig:137 start.772 ] [137]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 5 r5 [261])
        (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32])
            (nil))))

(insn 209 208 719 arch/arm/mm/init.c:573 (set (mem/c/i:SI (reg/f:SI 10 sl [405]) [0 totalhigh_pages+0 S4 A32])
        (reg:SI 3 r3 [262])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [262])
        (nil)))

(jump_insn 719 209 720 (set (pc)
        (label_ref 210)) 242 {*arm_jump} (nil))

(barrier 720 719 790)

(note 790 720 791 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 791 790 792 ( res (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:168 res ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 792 791 635 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:148 start.759 ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 635 792 634 68 "" [1 uses])

(note 634 635 604 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 604 634 793 (set (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
        (reg/v/f:SI 3 r3 [orig:167 mem ] [167])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:167 mem ] [167])
        (nil)))

(note 793 604 794 ( mem (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 794 793 210 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 start.762 ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 210 794 211 47 "" [3 uses])

(note 211 210 212 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 212 211 213 arch/arm/mm/init.c:536 (set (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
        (plus:SI (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(code_label 213 212 214 46 "" [1 uses])

(note 214 213 219 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note 219 214 218 NOTE_INSN_DELETED)

(insn:TI 218 219 220 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 2 r2 [orig:266 memblock.memory.cnt ] [266])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
            (nil))))

(insn:TI 220 218 221 arch/arm/mm/init.c:536 discrim 1 (set (reg/f:SI 3 r3 [orig:268 memblock.memory.regions ] [268])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [404])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn:TI 221 220 222 arch/arm/mm/init.c:536 discrim 1 (set (reg:SI 3 r3 [267])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:266 memblock.memory.cnt ] [266])
                (const_int 8 [0x8]))
            (reg/f:SI 3 r3 [orig:268 memblock.memory.regions ] [268]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:266 memblock.memory.cnt ] [266])
        (nil)))

(insn:TI 222 221 223 arch/arm/mm/init.c:536 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 6 r6 [orig:167 mem ] [167])
            (reg:SI 3 r3 [267]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [267])
        (nil)))

(jump_insn:TI 223 222 224 arch/arm/mm/init.c:536 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 215)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 224 223 232 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 232 224 580 NOTE_INSN_DELETED)

(insn:TI 580 232 236 arch/arm/mm/init.c:575 (set (reg/f:SI 12 ip [270])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)
        (nil)))

(insn 236 580 225 arch/arm/mm/init.c:620 (set (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 225 236 237 arch/arm/mm/init.c:575 (set (reg/f:SI 3 r3 [269])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        (nil)))

(insn 237 225 795 arch/arm/mm/init.c:612 (set (reg/v:SI 0 r0 [orig:183 i ] [183])
        (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 795 237 524 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:183 i ] [183])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 524 795 238 arch/arm/mm/init.c:612 discrim 1 (set (reg/f:SI 1 r1 [387])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 238 524 796 arch/arm/mm/init.c:610 (set (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
        (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 796 238 797 ( mem (nil)) NOTE_INSN_VAR_LOCATION)

(note 797 796 228 ( free_pages (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 228 797 239 arch/arm/mm/init.c:575 (set (reg:SI 5 r5 [orig:272 totalhigh_pages ] [272])
        (mem/c/i:SI (reg/f:SI 12 ip [270]) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [270])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
            (nil))))

(insn 239 228 798 arch/arm/mm/init.c:610 (set (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
        (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 798 239 799 ( reserved_pages (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 799 798 579 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 11 fp [orig:140 start.768 ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 579 799 229 arch/arm/mm/init.c:620 (set (reg/f:SI 12 ip [276])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        (nil)))

(insn:TI 229 579 235 arch/arm/mm/init.c:575 (set (reg:SI 14 lr [orig:273 totalram_pages ] [273])
        (mem/c/i:SI (reg/f:SI 3 r3 [269]) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 3 r3 [269]) [0 totalram_pages+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>) [0 totalram_pages+0 S4 A32])
            (nil))))

(insn:TI 235 229 230 arch/arm/mm/init.c:620 (set (reg/f:SI 12 ip [orig:189 mem_map.392 ] [189])
        (mem/f/c/i:SI (reg/f:SI 12 ip [276]) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
        (nil)))

(insn 230 235 233 arch/arm/mm/init.c:575 (set (reg:SI 14 lr [274])
        (plus:SI (reg:SI 5 r5 [orig:272 totalhigh_pages ] [272])
            (reg:SI 14 lr [orig:273 totalram_pages ] [273]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 5 r5 [orig:272 totalhigh_pages ] [272])
        (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 3 r3 [269]) [0 totalram_pages+0 S4 A32])
            (nil))))

(insn:TI 233 230 231 arch/arm/mm/init.c:612 discrim 1 (set (reg:SI 5 r5 [orig:188 D.25389 ] [188])
        (mem/s/j/c:SI (pre_inc:SI (reg/f:SI 1 r1 [387])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 1 r1 [387])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn:TI 231 233 721 arch/arm/mm/init.c:575 (set (mem/c/i:SI (reg/f:SI 3 r3 [269]) [0 totalram_pages+0 S4 A32])
        (reg:SI 14 lr [274])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [274])
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [269])
            (nil))))

(jump_insn 721 231 722 arch/arm/mm/init.c:612 (set (pc)
        (label_ref 295)) 242 {*arm_jump} (nil))

(barrier 722 721 800)

(note 800 722 801 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:182 page ] [182])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 801 800 297 ( end (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:181 end ] [181])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 297 801 242 63 "" [1 uses])

(note 242 297 248 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 248 242 253 NOTE_INSN_DELETED)

(note 253 248 245 NOTE_INSN_DELETED)

(insn:TI 245 253 802 arch/arm/mm/init.c:584 (set (reg/f:SI 3 r3 [orig:155 D.26304 ] [155])
        (plus:SI (reg/f:SI 1 r1 [387])
            (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(note 802 245 250 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 250 802 803 arch/arm/mm/init.c:621 (set (reg:SI 7 r7 [orig:282 <variable>.size ] [282])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:155 D.26304 ] [155])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 803 250 246 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 246 803 251 arch/arm/mm/init.c:617 (set (reg:SI 3 r3 [orig:190 D.25376 ] [190])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:155 D.26304 ] [155])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 251 246 247 arch/arm/mm/init.c:621 (set (reg:SI 7 r7 [281])
        (plus:SI (reg:SI 3 r3 [orig:190 D.25376 ] [190])
            (reg:SI 7 r7 [orig:282 <variable>.size ] [282]))) 4 {*arm_addsi3} (nil))

(insn:TI 247 251 252 arch/arm/mm/init.c:620 (set (reg:SI 3 r3 [279])
        (lshiftrt:SI (reg:SI 3 r3 [orig:190 D.25376 ] [190])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 252 247 249 arch/arm/mm/init.c:621 (set (reg:SI 7 r7 [283])
        (lshiftrt:SI (reg:SI 7 r7 [281])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 249 252 804 arch/arm/mm/init.c:620 (set (reg/v/f:SI 3 r3 [orig:182 page ] [182])
        (plus:SI (mult:SI (reg:SI 3 r3 [279])
                (const_int 32 [0x20]))
            (reg/f:SI 12 ip [orig:189 mem_map.392 ] [189]))) 270 {*arith_shiftsi} (nil))

(note 804 249 254 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:182 page ] [182])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 254 804 805 arch/arm/mm/init.c:621 (set (reg/v/f:SI 7 r7 [orig:181 end ] [181])
        (plus:SI (mult:SI (reg:SI 7 r7 [283])
                (const_int 32 [0x20]))
            (reg/f:SI 12 ip [orig:189 mem_map.392 ] [189]))) 270 {*arith_shiftsi} (nil))

(note 805 254 289 ( end (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:181 end ] [181])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 289 805 255 62 "" [1 uses])

(note 255 289 258 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note 258 255 257 NOTE_INSN_DELETED)

(insn:TI 257 258 806 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:165 D.25775 ] [165])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:182 page ] [182]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 806 257 272 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn 272 806 259 include/linux/mm.h:356 (set (reg/v/f:SI 14 lr [orig:141 page.767 ] [141])
        (reg/v/f:SI 3 r3 [orig:182 page ] [182])) 167 {*arm_movsi_insn} (nil))

(insn:TI 259 272 262 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:165 D.25775 ] [165])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 8 r8 [orig:165 D.25775 ] [165])
        (nil)))

(insn:TI 262 259 260 arch/arm/mm/init.c:625 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
            (plus:SI (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(jump_insn:TI 260 262 807 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 286)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 807 260 266 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 14 lr [orig:141 page.767 ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 266 807 268 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 268 266 267 NOTE_INSN_DELETED)

(insn:TI 267 268 269 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:162 D.25790 ] [162])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:182 page ] [182]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 269 267 277 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:162 D.25790 ] [162])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 8 r8 [orig:162 D.25790 ] [162])
        (nil)))

(insn:TI 277 269 281 include/linux/mm.h:355 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 14 lr [orig:141 page.767 ] [141])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:182 page ] [182])
                    (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn:TI 281 277 808 include/linux/mm.h:376 (set (reg:SI 14 lr [orig:163 D.25786 ] [163])
        (mem/v:SI (plus:SI (reg/v/f:SI 14 lr [orig:141 page.767 ] [141])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 808 281 282 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 282 808 285 arch/arm/mm/init.c:626 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:163 D.25786 ] [163])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [orig:163 D.25786 ] [163])
        (nil)))

(insn:TI 285 282 809 arch/arm/mm/init.c:627 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
            (plus:SI (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 809 285 286 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 14 lr [orig:141 page.767 ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 286 809 287 59 "" [1 uses])

(note 287 286 288 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 288 287 810 arch/arm/mm/init.c:628 (set (reg/v/f:SI 3 r3 [orig:182 page ] [182])
        (plus:SI (reg/v/f:SI 3 r3 [orig:182 page ] [182])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(note 810 288 290 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:182 page ] [182])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 290 810 291 arch/arm/mm/init.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:182 page ] [182])
            (reg/v/f:SI 7 r7 [orig:181 end ] [181]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 291 290 292 arch/arm/mm/init.c:629 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 289)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))

(note 292 291 293 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 293 292 294 arch/arm/mm/init.c:612 (set (reg/v:SI 0 r0 [orig:183 i ] [183])
        (plus:SI (reg/v:SI 0 r0 [orig:183 i ] [183])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 294 293 811 arch/arm/mm/init.c:612 (set (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])
        (plus:SI (reg:SI 2 r2 [orig:156 ivtmp.710 ] [156])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(note 811 294 295 ( res (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:168 res ] [168])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 295 811 296 57 "" [1 uses])

(note 296 295 298 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 298 296 299 arch/arm/mm/init.c:612 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:183 i ] [183])
            (reg:SI 5 r5 [orig:188 D.25389 ] [188]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 299 298 300 arch/arm/mm/init.c:612 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 297)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 300 299 302 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 302 300 812 arch/arm/mm/init.c:636 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 32 [0x20]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)
        (nil)))

(note 812 302 303 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 303 812 813 arch/arm/mm/init.c:636 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 813 303 304 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn 304 813 307 arch/arm/mm/init.c:637 (set (reg/f:SI 2 r2 [288])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 36 [0x24]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
        (nil)))

(insn:TI 307 304 578 arch/arm/mm/init.c:637 (set (reg/f:SI 3 r3 [290])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 24 [0x18]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn 578 307 478 arch/arm/mm/init.c:637 (set (reg:SI 1 r1 [289])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 478 578 814 (set (reg/f:SI 8 r8 [385])
        (reg/f:SI 2 r2 [288])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
        (nil)))

(note 814 478 306 ( res (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 306 814 335 arch/arm/mm/init.c:637 (set (mem/c/i:SI (reg/f:SI 2 r2 [288]) [0 num_physpages+0 S4 A32])
        (reg:SI 1 r1 [289])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [288])
        (expr_list:REG_DEAD (reg:SI 1 r1 [289])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 335 306 815 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 7 r7 [384])
        (reg/f:SI 3 r3 [290])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(note 815 335 308 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 308 815 723 arch/arm/mm/init.c:637 (set (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [290])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [290])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(jump_insn 723 308 724 arch/arm/mm/init.c:638 (set (pc)
        (label_ref 330)) 242 {*arm_jump} (nil))

(barrier 724 723 816)

(note 816 724 334 ( reg (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:136 reg.773 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 334 816 311 65 "" [1 uses])

(note 311 334 315 [bb 37] NOTE_INSN_BASIC_BLOCK)

(note 315 311 326 NOTE_INSN_DELETED)

(note 326 315 312 NOTE_INSN_DELETED)

(insn:TI 312 326 313 include/linux/memblock.h:129 (set (reg:SI 0 r0 [orig:160 D.25802 ] [160])
        (mem/s/j:SI (plus:SI (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.base+0 S4 A32])
        (nil)))

(insn:TI 313 312 316 arch/arm/mm/init.c:640 (set (reg:SI 1 r1 [orig:292 <variable>.size ] [292])
        (mem/s/j:SI (plus:SI (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])
        (nil)))

(insn:TI 316 313 817 arch/arm/mm/init.c:640 (set (reg:SI 2 r2 [295])
        (plus:SI (reg:SI 0 r0 [orig:160 D.25802 ] [160])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(note 817 316 322 ( reg (nil)) NOTE_INSN_VAR_LOCATION)

(insn 322 817 317 arch/arm/mm/init.c:641 (set (reg:SI 3 r3 [orig:299 num_physpages ] [299])
        (mem/c/i:SI (reg/f:SI 8 r8 [385]) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 8 r8 [385]) [0 num_physpages+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>) [0 num_physpages+0 S4 A32])
            (nil))))

(insn:TI 317 322 314 arch/arm/mm/init.c:640 (set (reg:SI 2 r2 [294])
        (plus:SI (reg:SI 2 r2 [295])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 0 r0 [orig:160 D.25802 ] [160])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 314 317 484 arch/arm/mm/init.c:640 (set (reg:SI 1 r1 [291])
        (plus:SI (reg:SI 0 r0 [orig:160 D.25802 ] [160])
            (reg:SI 1 r1 [orig:292 <variable>.size ] [292]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:160 D.25802 ] [160])
        (nil)))

(insn:TI 484 314 318 arch/arm/mm/init.c:642 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 40 [0x28]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 318 484 319 arch/arm/mm/init.c:640 (set (reg:SI 2 r2 [296])
        (lshiftrt:SI (reg:SI 2 r2 [294])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 319 318 818 arch/arm/mm/init.c:640 (set (reg/v:SI 1 r1 [orig:180 pages ] [180])
        (minus:SI (lshiftrt:SI (reg:SI 1 r1 [291])
                (const_int 12 [0xc]))
            (reg:SI 2 r2 [296]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [296])
        (nil)))

(note 818 319 323 ( pages (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:180 pages ] [180])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 323 818 324 arch/arm/mm/init.c:641 (set (reg:SI 3 r3 [300])
        (plus:SI (reg/v:SI 1 r1 [orig:180 pages ] [180])
            (reg:SI 3 r3 [orig:299 num_physpages ] [299]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 8 r8 [385]) [0 num_physpages+0 S4 A32])
        (nil)))

(insn 324 323 328 arch/arm/mm/init.c:641 (set (mem/c/i:SI (reg/f:SI 8 r8 [385]) [0 num_physpages+0 S4 A32])
        (reg:SI 3 r3 [300])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [300])
        (nil)))

(insn:TI 328 324 819 arch/arm/mm/init.c:642 (set (reg:SI 1 r1)
        (lshiftrt:SI (reg/v:SI 1 r1 [orig:180 pages ] [180])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(note 819 328 329 ( pages (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 329 819 330 arch/arm/mm/init.c:642 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(code_label 330 329 331 64 "" [1 uses])

(note 331 330 338 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note 338 331 337 NOTE_INSN_DELETED)

(insn:TI 337 338 332 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 1 r1 [orig:306 memblock.memory.cnt ] [306])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [384])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 7 r7 [384])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
            (nil))))

(insn 332 337 820 arch/arm/mm/init.c:642 (set (reg/v/f:SI 2 r2 [orig:136 reg.773 ] [136])
        (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])) 167 {*arm_movsi_insn} (nil))

(note 820 332 339 ( reg (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:136 reg.773 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 339 820 333 arch/arm/mm/init.c:638 discrim 1 (set (reg/f:SI 3 r3 [orig:308 memblock.memory.regions ] [308])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [384])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 7 r7 [384])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 333 339 340 arch/arm/mm/init.c:642 (set (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
        (plus:SI (reg:SI 5 r5 [orig:157 ivtmp.692 ] [157])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 340 333 341 arch/arm/mm/init.c:638 discrim 1 (set (reg:SI 3 r3 [307])
        (plus:SI (mult:SI (reg:SI 1 r1 [orig:306 memblock.memory.cnt ] [306])
                (const_int 8 [0x8]))
            (reg/f:SI 3 r3 [orig:308 memblock.memory.regions ] [308]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:306 memblock.memory.cnt ] [306])
        (nil)))

(insn:TI 341 340 342 arch/arm/mm/init.c:638 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 2 r2 [orig:136 reg.773 ] [136])
            (reg:SI 3 r3 [307]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [307])
        (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:136 reg.773 ] [136])
            (nil))))

(jump_insn:TI 342 341 343 arch/arm/mm/init.c:638 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))

(note 343 342 347 [bb 39] NOTE_INSN_BASIC_BLOCK)

(note 347 343 355 NOTE_INSN_DELETED)

(note 355 347 356 NOTE_INSN_DELETED)

(note 356 355 357 NOTE_INSN_DELETED)

(note 357 356 370 NOTE_INSN_DELETED)

(note 370 357 418 NOTE_INSN_DELETED)

(note 418 370 419 NOTE_INSN_DELETED)

(note 419 418 432 NOTE_INSN_DELETED)

(note 432 419 433 NOTE_INSN_DELETED)

(note 433 432 446 NOTE_INSN_DELETED)

(note 446 433 447 NOTE_INSN_DELETED)

(note 447 446 460 NOTE_INSN_DELETED)

(note 460 447 461 NOTE_INSN_DELETED)

(note 461 460 409 NOTE_INSN_DELETED)

(note 409 461 423 NOTE_INSN_DELETED)

(note 423 409 437 NOTE_INSN_DELETED)

(note 437 423 451 NOTE_INSN_DELETED)

(note 451 437 397 NOTE_INSN_DELETED)

(note 397 451 422 NOTE_INSN_DELETED)

(note 422 397 577 NOTE_INSN_DELETED)

(insn:TI 577 422 348 arch/arm/mm/init.c:644 (set (reg/f:SI 3 r3 [383])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 36 [0x24]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
        (nil)))

(insn:TI 348 577 573 arch/arm/mm/init.c:644 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 44 [0x2c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)
        (nil)))

(insn:TI 573 348 346 arch/arm/mm/init.c:656 (set (reg/f:SI 7 r7 [346])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 48 [0x30]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const_int 1023 [0x3ff])))
        (nil)))

(insn:TI 346 573 571 arch/arm/mm/init.c:644 (set (reg:SI 1 r1 [orig:312 num_physpages ] [312])
        (mem/c/i:SI (reg/f:SI 3 r3 [383]) [0 num_physpages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [383])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>) [0 num_physpages+0 S4 A32])
            (nil))))

(insn:TI 571 346 570 arch/arm/mm/init.c:656 (set (reg/f:SI 5 r5 [366])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 52 [0x34]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const_int 1023 [0x3ff])))
        (nil)))

(insn:TI 570 571 349 arch/arm/mm/init.c:656 (set (reg/f:SI 8 r8 [376])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 56 [0x38]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const_int 1023 [0x3ff])))
        (nil)))

(insn:TI 349 570 350 arch/arm/mm/init.c:644 (set (reg:SI 1 r1)
        (lshiftrt:SI (reg:SI 1 r1 [orig:312 num_physpages ] [312])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(call_insn:TI 350 349 821 arch/arm/mm/init.c:644 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 821 350 576 ( reg (nil)) NOTE_INSN_VAR_LOCATION)

(insn 576 821 575 include/asm-generic/atomic-long.h:148 (set (reg/f:SI 1 r1 [orig:159 D.25815 ] [159])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 60 [0x3c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)
        (nil)))

(insn:TI 575 576 364 arch/arm/mm/init.c:646 (set (reg/f:SI 12 ip [318])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)
        (nil)))

(insn 364 575 365 arch/arm/mm/init.c:646 (set (reg:SI 2 r2)
        (ashift:SI (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:184 free_pages ] [184])
        (nil)))

(insn:TI 365 364 362 arch/arm/mm/init.c:646 (set (reg:SI 3 r3)
        (ashift:SI (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:185 reserved_pages ] [185])
        (nil)))

(insn 362 365 352 arch/arm/mm/init.c:646 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 64 [0x40]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)
        (nil)))

(insn:TI 352 362 822 include/asm-generic/atomic-long.h:148 (set (reg/v:SI 1 r1 [orig:158 x ] [158])
        (mem/v:SI (reg/f:SI 1 r1 [orig:159 D.25815 ] [159]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/v:SI (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>) [0 S4 A32])
        (nil)))

(note 822 352 383 ( x (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:158 x ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 383 822 823 arch/arm/mm/init.c:656 (set (reg:SI 4 r4 [330])
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 14 [0xe])
        (nil)))

(note 823 383 359 ( reserved_pages (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 359 823 354 arch/arm/mm/init.c:646 (set (reg:SI 12 ip [orig:320 totalhigh_pages ] [320])
        (mem/c/i:SI (reg/f:SI 12 ip [318]) [0 totalhigh_pages+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>) [0 totalhigh_pages+0 S4 A32])
        (nil)))

(insn:TI 354 359 824 arch/arm/mm/init.c:646 (set (reg:SI 1 r1 [314])
        (smax:SI (reg/v:SI 1 r1 [orig:158 x ] [158])
            (const_int 0 [0x0]))) 101 {*smax_0} (nil))

(note 824 354 572 ( x (nil)) NOTE_INSN_VAR_LOCATION)

(insn 572 824 825 arch/arm/mm/init.c:656 (set (reg/f:SI 6 r6 [356])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 68 [0x44]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const_int 1023 [0x3ff])))
        (nil)))

(note 825 572 363 ( free_pages (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 363 825 360 arch/arm/mm/init.c:646 (set (reg:SI 1 r1)
        (ashift:SI (reg:SI 1 r1 [314])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 360 363 361 arch/arm/mm/init.c:646 (set (reg:SI 12 ip [319])
        (ashift:SI (reg:SI 12 ip [orig:320 totalhigh_pages ] [320])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (nil)))

(insn:TI 361 360 366 arch/arm/mm/init.c:646 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [319])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [319])
        (nil)))

(call_insn 366 361 574 arch/arm/mm/init.c:646 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 574 366 468 arch/arm/mm/init.c:687 (set (reg/f:SI 2 r2 [321])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 72 [0x48]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)
        (nil)))

(insn 468 574 654 arch/arm/mm/init.c:656 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn:TI 654 468 391 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 76 [0x4c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 391 654 368 arch/arm/mm/init.c:656 (set (reg:SI 14 lr [334])
        (const_int -1073741824 [0xffffffffc0000000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1073741824 [0xffffffffc0000000])
        (nil)))

(insn:TI 368 391 826 arch/arm/mm/init.c:687 (set (reg:SI 11 fp [orig:187 high_memory.397 ] [187])
        (mem/f/c/i:SI (reg/f:SI 2 r2 [321]) [0 high_memory+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [321])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 40 [0x28])) [0 S4 A32])
            (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>) [0 high_memory+0 S4 A32])
                (nil)))))

(note 826 368 429 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 429 826 653 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [355])
        (minus:SI (reg/f:SI 6 r6 [356])
            (reg:SI 1 r1))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                (const:SI (plus:SI (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
                        (const_int -1023 [0xfffffffffffffc01]))))
            (nil))))

(insn:TI 653 429 431 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 80 [0x50]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 431 653 369 arch/arm/mm/init.c:656 (set (reg:SI 0 r0 [361])
        (plus:SI (reg:SI 6 r6 [355])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 369 431 656 arch/arm/mm/init.c:687 (set (reg:SI 12 ip [322])
        (plus:SI (reg:SI 11 fp [orig:187 high_memory.397 ] [187])
            (const_int 8388608 [0x800000]))) 4 {*arm_addsi3} (nil))

(insn 656 369 415 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 84 [0x54]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 415 656 655 arch/arm/mm/init.c:656 (set (reg:SI 7 r7 [345])
        (minus:SI (reg/f:SI 7 r7 [346])
            (reg:SI 2 r2))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
                        (const_int -1023 [0xfffffffffffffc01]))))
            (nil))))

(insn 655 415 417 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 88 [0x58]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 417 655 664 arch/arm/mm/init.c:656 (set (reg:SI 10 sl [351])
        (plus:SI (reg:SI 7 r7 [345])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn 664 417 665 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 7 r7 [345])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 665 664 666 arch/arm/mm/init.c:656 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [349])
            (plus:SI (reg:SI 10 sl [351])
                (const_int 3 [0x3])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 10 sl [351])
            (nil))))

(insn 666 665 667 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 6 r6 [355])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 667 666 543 arch/arm/mm/init.c:656 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 6 r6 [359])
            (plus:SI (reg:SI 0 r0 [361])
                (const_int 3 [0x3])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 0 r0 [361])
            (nil))))

(insn 543 667 421 arch/arm/mm/init.c:687 (set (reg:SI 12 ip [orig:186 D.25409 ] [186])
        (lshiftrt:SI (reg:SI 12 ip [322])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 421 543 657 arch/arm/mm/init.c:656 (set (reg:SI 7 r7)
        (ashiftrt:SI (reg:SI 7 r7 [349])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [0 S4 A32])
        (expr_list:REG_EQUAL (div:SI (reg:SI 7 r7 [345])
                (const_int 1024 [0x400]))
            (nil))))

(insn 657 421 569 arch/arm/mm/init.c:656 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [0 S4 A32])
        (reg:SI 7 r7)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 7 r7)
        (nil)))

(insn:TI 569 657 544 arch/arm/mm/init.c:656 (set (reg:SI 7 r7 [325])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 92 [0x5c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1048576 [0xfffffffffff00000])
        (nil)))

(insn 544 569 388 arch/arm/mm/init.c:687 (set (reg:SI 12 ip [orig:186 D.25409 ] [186])
        (ashift:SI (reg:SI 12 ip [orig:186 D.25409 ] [186])
            (const_int 23 [0x17]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 388 544 385 arch/arm/mm/init.c:656 (set (reg:SI 10 sl [332])
        (minus:SI (const_int -134217728 [0xfffffffff8000000])
            (reg:SI 12 ip [orig:186 D.25409 ] [186]))) 28 {*arm_subsi3_insn} (nil))

(insn 385 388 659 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 S4 A32])
        (reg:SI 12 ip [orig:186 D.25409 ] [186])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [orig:186 D.25409 ] [186])
        (nil)))

(insn:TI 659 385 443 arch/arm/mm/init.c:656 (set (reg:SI 12 ip)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 96 [0x60]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 443 659 374 arch/arm/mm/init.c:656 (set (reg:SI 5 r5 [365])
        (minus:SI (reg/f:SI 5 r5 [366])
            (reg:SI 2 r2))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
                        (const_int -1023 [0xfffffffffffffc01]))))
            (nil))))

(insn:TI 374 443 435 arch/arm/mm/init.c:656 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 7 r7 [325])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 7 r7 [325])
        (expr_list:REG_EQUAL (const_int -1048576 [0xfffffffffff00000])
            (nil))))

(insn 435 374 568 arch/arm/mm/init.c:656 (set (reg:SI 7 r7 [362])
        (ashiftrt:SI (reg:SI 6 r6 [359])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 6 r6 [359])
        (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 92 [0x5c])) [0 S4 A32])
            (expr_list:REG_EQUAL (div:SI (reg:SI 6 r6 [355])
                    (const_int 1024 [0x400]))
                (nil)))))

(insn:TI 568 435 457 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [326])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 100 [0x64]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -131072 [0xfffffffffffe0000])
        (nil)))

(insn 457 568 668 arch/arm/mm/init.c:656 (set (reg:SI 8 r8 [375])
        (minus:SI (reg/f:SI 8 r8 [376])
            (reg:SI 1 r1))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EQUIV (minus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                (const:SI (plus:SI (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
                        (const_int -1023 [0xfffffffffffffc01]))))
            (nil))))

(insn:TI 668 457 445 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [365])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 445 668 398 arch/arm/mm/init.c:656 (set (reg:SI 1 r1 [371])
        (plus:SI (reg:SI 5 r5 [365])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 398 445 669 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
            (nil))))

(insn 669 398 376 arch/arm/mm/init.c:656 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 5 r5 [369])
            (plus:SI (reg:SI 1 r1 [371])
                (const_int 3 [0x3])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 1 r1 [371])
            (nil))))

(insn:TI 376 669 567 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 6 r6 [326])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [326])
        (expr_list:REG_EQUAL (const_int -131072 [0xfffffffffffe0000])
            (nil))))

(insn 567 376 378 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [327])
        (const_int 896 [0x380])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 896 [0x380])
        (nil)))

(insn:TI 378 567 566 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 6 r6 [327])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [327])
        (expr_list:REG_EQUAL (const_int 896 [0x380])
            (nil))))

(insn 566 378 380 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [328])
        (const_int -16777216 [0xffffffffff000000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -16777216 [0xffffffffff000000])
        (nil)))

(insn:TI 380 566 565 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 6 r6 [328])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -16777216 [0xffffffffff000000])
        (nil)))

(insn 565 380 382 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [329])
        (plus:SI (reg:SI 6 r6 [329])
            (const_int 14680064 [0xe00000]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (const_int -2097152 [0xffffffffffe00000])
        (nil)))

(insn:TI 382 565 564 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 6 r6 [329])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -2097152 [0xffffffffffe00000])
        (nil)))

(insn 564 382 387 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [331])
        (plus:SI (reg:SI 6 r6 [331])
            (const_int -132120576 [0xfffffffff8200000]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (const_int -134217728 [0xfffffffff8000000])
        (nil)))

(insn:TI 387 564 563 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 S4 A32])
        (reg:SI 6 r6 [331])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -134217728 [0xfffffffff8000000])
        (nil)))

(insn 563 387 402 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [339])
        (plus:SI (reg:SI 6 r6 [339])
            (const_int 134217730 [0x8000002]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn:TI 402 563 562 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 S4 A32])
        (reg:SI 6 r6 [339])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6 [339])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 562 402 404 arch/arm/mm/init.c:656 (set (reg:SI 6 r6 [340])
        (const_int -1090519040 [0xffffffffbf000000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -1090519040 [0xffffffffbf000000])
        (nil)))

(insn:TI 404 562 658 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [0 S4 A32])
        (reg:SI 6 r6 [340])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1090519040 [0xffffffffbf000000])
        (nil)))

(insn 658 404 406 arch/arm/mm/init.c:656 (set (reg:SI 6 r6)
        (plus:SI (reg:SI 6 r6)
            (const_int 14680064 [0xe00000]))) 4 {*arm_addsi3} (nil))

(insn:TI 406 658 459 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [0 S4 A32])
        (reg:SI 6 r6)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6)
        (expr_list:REG_EQUAL (const_int -1075838976 [0xffffffffbfe00000])
            (nil))))

(insn 459 406 561 arch/arm/mm/init.c:656 (set (reg:SI 2 r2 [381])
        (plus:SI (reg:SI 8 r8 [375])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (nil))

(insn:TI 561 459 670 arch/arm/mm/init.c:656 (set (reg/f:SI 6 r6 [344])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 104 [0x68]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
        (nil)))

(insn 670 561 661 arch/arm/mm/init.c:656 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8 [375])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 661 670 449 arch/arm/mm/init.c:656 (set (reg:SI 12 ip)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 76 [0x4c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 449 661 450 arch/arm/mm/init.c:656 (set (reg:SI 5 r5 [372])
        (ashiftrt:SI (reg:SI 5 r5 [369])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [0 S4 A32])
        (expr_list:REG_EQUAL (div:SI (reg:SI 5 r5 [365])
                (const_int 1024 [0x400]))
            (nil))))

(insn:TI 450 449 671 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [0 S4 A32])
        (reg:SI 5 r5 [372])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 5 r5 [372])
        (nil)))

(insn 671 450 412 arch/arm/mm/init.c:656 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 8 r8 [379])
            (plus:SI (reg:SI 2 r2 [381])
                (const_int 3 [0x3])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [381])
            (nil))))

(insn:TI 412 671 394 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [0 S4 A32])
        (reg/f:SI 6 r6 [344])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 6 r6 [344])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
            (nil))))

(insn 394 412 827 arch/arm/mm/init.c:656 (set (reg:SI 9 r9 [335])
        (plus:SI (reg:SI 11 fp [orig:187 high_memory.397 ] [187])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(note 827 394 560 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 560 827 389 arch/arm/mm/init.c:656 (set (reg/f:SI 6 r6 [354])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 108 [0x6c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        (nil)))

(insn 389 560 558 arch/arm/mm/init.c:656 (set (reg:SI 10 sl [333])
        (lshiftrt:SI (reg:SI 10 sl [332])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 S4 A32])
        (nil)))

(insn:TI 558 389 395 arch/arm/mm/init.c:656 (set (reg/f:SI 5 r5 [374])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 112 [0x70]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
        (nil)))

(insn 395 558 424 arch/arm/mm/init.c:656 (set (reg:SI 9 r9 [336])
        (lshiftrt:SI (reg:SI 9 r9 [335])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [0 S4 A32])
        (nil)))

(insn:TI 424 395 463 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
            (nil))))

(insn 463 424 426 arch/arm/mm/init.c:656 (set (reg:SI 8 r8 [382])
        (ashiftrt:SI (reg:SI 8 r8 [379])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [0 S4 A32])
        (expr_list:REG_EQUAL (div:SI (reg:SI 8 r8 [375])
                (const_int 1024 [0x400]))
            (nil))))

(insn:TI 426 463 559 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [0 S4 A32])
        (reg/f:SI 6 r6 [354])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 6 r6 [354])
        (expr_list:REG_EQUAL (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
            (nil))))

(insn:TI 559 426 663 arch/arm/mm/init.c:656 (set (reg/f:SI 6 r6 [364])
        (mem:SI (const (plus (label_ref 830)
                    (const_int 116 [0x74]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
        (nil)))

(insn:TI 663 559 466 arch/arm/mm/init.c:656 (set (reg:SI 12 ip)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 84 [0x54]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 466 663 440 arch/arm/mm/init.c:656 (set (reg:SI 1 r1)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 120 [0x78]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 440 466 660 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [0 S4 A32])
        (reg/f:SI 6 r6 [364])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 6 r6 [364])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
            (nil))))

(insn:TI 660 440 467 arch/arm/mm/init.c:656 (set (reg:SI 6 r6)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 80 [0x50]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 467 660 465 arch/arm/mm/init.c:656 (set (reg:SI 2 r2)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 124 [0x7c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 465 467 410 arch/arm/mm/init.c:656 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 128 [0x80]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)
        (nil)))

(insn:TI 410 465 662 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [0 S4 A32])
        (reg:SI 6 r6)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 6 r6)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
            (nil))))

(insn:TI 662 410 390 arch/arm/mm/init.c:656 (set (reg:SI 6 r6)
        (mem:SI (const (plus (label_ref 830)
                    (const_int 88 [0x58]))) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 390 662 396 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [0 S4 A32])
        (reg:SI 10 sl [333])) 167 {*arm_movsi_insn} (nil))

(insn:TI 396 390 400 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [0 S4 A32])
        (reg:SI 9 r9 [336])) 167 {*arm_movsi_insn} (nil))

(insn:TI 400 396 408 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [0 S4 A32])
        (reg:SI 14 lr [334])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
        (nil)))

(insn:TI 408 400 436 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [0 S4 A32])
        (reg:SI 4 r4 [330])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 14 [0xe])
        (nil)))

(insn:TI 436 408 454 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [0 S4 A32])
        (reg:SI 7 r7 [362])) 167 {*arm_movsi_insn} (nil))

(insn:TI 454 436 464 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [0 S4 A32])
        (reg/f:SI 5 r5 [374])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
        (nil)))

(insn:TI 464 454 384 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [0 S4 A32])
        (reg:SI 8 r8 [382])) 167 {*arm_movsi_insn} (nil))

(insn:TI 384 464 392 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 4 r4 [330])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 14 [0xe])
        (nil)))

(insn:TI 392 384 393 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [0 S4 A32])
        (reg:SI 14 lr [334])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [334])
        (expr_list:REG_EQUAL (const_int -1073741824 [0xffffffffc0000000])
            (nil))))

(insn:TI 393 392 438 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [0 S4 A32])
        (reg:SI 11 fp [orig:187 high_memory.397 ] [187])) 167 {*arm_movsi_insn} (nil))

(insn:TI 438 393 452 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [0 S4 A32])
        (reg:SI 6 r6)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
        (nil)))

(insn:TI 452 438 469 arch/arm/mm/init.c:656 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 108 [0x6c])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
            (nil))))

(call_insn 469 452 680 arch/arm/mm/init.c:656 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 120 [0x78])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 680 469 681 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 681 680 682 arch/arm/mm/init.c:730 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))

(barrier 682 681 828)

(code_label 828 682 829 70 "" [0 uses])

(insn 829 828 830 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 830 829 831 69 "" [0 uses])

(insn 831 830 832 (unspec_volatile [
            (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)
        ] 6) -1 (nil))

(insn 832 831 833 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 833 832 834 (unspec_volatile [
            (symbol_ref:SI ("max_mapnr") [flags 0xc0] <var_decl 0x110aed20 max_mapnr>)
        ] 6) -1 (nil))

(insn 834 833 835 (unspec_volatile [
            (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        ] 6) -1 (nil))

(insn 835 834 836 (unspec_volatile [
            (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x11082840 totalram_pages>)
        ] 6) -1 (nil))

(insn 836 835 837 (unspec_volatile [
            (symbol_ref:SI ("totalhigh_pages") [flags 0xc0] <var_decl 0x113a4600 totalhigh_pages>)
        ] 6) -1 (nil))

(insn 837 836 838 (unspec_volatile [
            (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        ] 6) -1 (nil))

(insn 838 837 839 (unspec_volatile [
            (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)
        ] 6) -1 (nil))

(insn 839 838 840 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116e6fc0>)
        ] 6) -1 (nil))

(insn 840 839 841 (unspec_volatile [
            (symbol_ref:SI ("num_physpages") [flags 0xc0] <var_decl 0x110aed80 num_physpages>)
        ] 6) -1 (nil))

(insn 841 840 842 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116e5440>)
        ] 6) -1 (nil))

(insn 842 841 843 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116e82a0>)
        ] 6) -1 (nil))

(insn 843 842 844 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
                    (const_int 1023 [0x3ff])))
        ] 6) -1 (nil))

(insn 844 843 845 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
                    (const_int 1023 [0x3ff])))
        ] 6) -1 (nil))

(insn 845 844 846 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
                    (const_int 1023 [0x3ff])))
        ] 6) -1 (nil))

(insn 846 845 847 (unspec_volatile [
            (symbol_ref:SI ("vm_stat") [flags 0xc0] <var_decl 0x1119ef00 vm_stat>)
        ] 6) -1 (nil))

(insn 847 846 848 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x110f07e0>)
        ] 6) -1 (nil))

(insn 848 847 849 (unspec_volatile [
            (const:SI (plus:SI (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
                    (const_int 1023 [0x3ff])))
        ] 6) -1 (nil))

(insn 849 848 850 (unspec_volatile [
            (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)
        ] 6) -1 (nil))

(insn 850 849 851 (unspec_volatile [
            (symbol_ref:SI ("__init_begin") [flags 0xc0] <var_decl 0x11478180 __init_begin>)
        ] 6) -1 (nil))

(insn 851 850 852 (unspec_volatile [
            (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f96c0 _text>)
        ] 6) -1 (nil))

(insn 852 851 853 (unspec_volatile [
            (symbol_ref:SI ("__bss_start") [flags 0xc0] <var_decl 0x114780c0 __bss_start>)
        ] 6) -1 (nil))

(insn 853 852 854 (unspec_volatile [
            (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x11478000 _sdata>)
        ] 6) -1 (nil))

(insn 854 853 855 (unspec_volatile [
            (const_int -1048576 [0xfffffffffff00000])
        ] 6) -1 (nil))

(insn 855 854 856 (unspec_volatile [
            (const_int -1075838976 [0xffffffffbfe00000])
        ] 6) -1 (nil))

(insn 856 855 857 (unspec_volatile [
            (const_int -131072 [0xfffffffffffe0000])
        ] 6) -1 (nil))

(insn 857 856 858 (unspec_volatile [
            (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f9780 _etext>)
        ] 6) -1 (nil))

(insn 858 857 859 (unspec_volatile [
            (symbol_ref:SI ("__init_end") [flags 0xc0] <var_decl 0x114781e0 __init_end>)
        ] 6) -1 (nil))

(insn 859 858 860 (unspec_volatile [
            (symbol_ref:SI ("__bss_stop") [flags 0xc0] <var_decl 0x11478120 __bss_stop>)
        ] 6) -1 (nil))

(insn 860 859 861 (unspec_volatile [
            (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x11478060 _edata>)
        ] 6) -1 (nil))

(insn 861 860 862 (unspec_volatile [
            (const_int -65536 [0xffffffffffff0000])
        ] 6) -1 (nil))

(insn 862 861 863 (unspec_volatile [
            (const_int -61440 [0xffffffffffff1000])
        ] 6) -1 (nil))

(insn 863 862 864 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1161bc00>)
        ] 6) -1 (nil))

(insn 864 863 865 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 865 864 557)

(note 557 865 636 NOTE_INSN_DELETED)

(note 636 557 0 NOTE_INSN_DELETED)

;; Function bootmem_init (bootmem_init)[0:1354] (unlikely executed)

;; SImode fixup for i5; addr 0, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i52; addr 156, range (-4084,4096): `contig_page_data'
;; SImode fixup for i57; addr 164, range (-4084,4096): `memblock'
;; SImode fixup for i93; addr 264, range (-4084,4096): `memblock'
;; SImode fixup for i143; addr 384, range (-4084,4096): `memblock'
;; SImode fixup for i223; addr 556, range (-4084,4096): `high_memory'
;; SImode fixup for i222; addr 568, range (-4084,4096): `max_low_pfn'
;; SImode fixup for i221; addr 576, range (-4084,4096): `max_pfn'
;; Emitting minipool after insn 231; address 628; align 4 (bytes)
;;  Offset 0, min -65536, max 4096 `*.LANCHOR1'
;;  Offset 4, min -65536, max 4252 `contig_page_data'
;;  Offset 8, min -65536, max 4260 `memblock'
;;  Offset 12, min -65536, max 4652 `high_memory'
;;  Offset 16, min -65536, max 4664 `max_low_pfn'
;;  Offset 20, min -65536, max 4672 `max_pfn'
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 NOTE_INSN_FUNCTION_BEG)

(insn:TI 5 2 226 arch/arm/mm/init.c:144 discrim 1 (set (reg/f:SI 1 r1 [161])
        (mem:SI (label_ref 297) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn/f:TI 226 5 10 arch/arm/mm/init.c:378 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 9 r9)
                (expr_list:REG_DEAD (reg:SI 8 r8)
                    (expr_list:REG_DEAD (reg:SI 7 r7)
                        (expr_list:REG_DEAD (reg:SI 6 r6)
                            (expr_list:REG_DEAD (reg:SI 5 r5)
                                (expr_list:REG_DEAD (reg:SI 4 r4)
                                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                                (set/f (reg/f:SI 13 sp)
                                                    (plus:SI (reg/f:SI 13 sp)
                                                        (const_int -32 [0xffffffffffffffe0])))
                                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                                    (reg:SI 4 r4))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 4 [0x4])) [0 S4 A32])
                                                    (reg:SI 5 r5))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 8 [0x8])) [0 S4 A32])
                                                    (reg:SI 6 r6))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 12 [0xc])) [0 S4 A32])
                                                    (reg:SI 7 r7))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 16 [0x10])) [0 S4 A32])
                                                    (reg:SI 8 r8))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 20 [0x14])) [0 S4 A32])
                                                    (reg:SI 9 r9))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 24 [0x18])) [0 S4 A32])
                                                    (reg:SI 10 sl))
                                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                            (const_int 28 [0x1c])) [0 S4 A32])
                                                    (reg:SI 14 lr))
                                            ])
                                        (nil)))))))))))

(insn:TI 10 226 248 arch/arm/mm/init.c:142 (set (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 248 10 227 ( max_high (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 227 248 228 arch/arm/mm/init.c:378 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(note 228 227 11 NOTE_INSN_PROLOGUE_END)

(insn 11 228 249 arch/arm/mm/init.c:142 (set (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
        (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 249 11 12 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 249 250 arch/arm/mm/init.c:141 (set (reg/v:SI 6 r6 [orig:160 min ] [160])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))

(note 250 12 9 ( min (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:160 min ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 9 250 13 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140])
        (plus:SI (reg/f:SI 1 r1 [161])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn:TI 13 9 251 arch/arm/mm/init.c:144 (set (reg/v:SI 2 r2 [orig:157 i ] [157])
        (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 251 13 6 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:157 i ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 6 251 240 arch/arm/mm/init.c:144 discrim 1 (set (reg:SI 12 ip [orig:156 D.25862 ] [156])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 1 r1 [161])
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 1 r1 [161])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(jump_insn 240 6 241 (set (pc)
        (label_ref 33)) 242 {*arm_jump} (nil))

(barrier 241 240 252)

(note 252 241 35 ( max_high (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 35 252 16 74 "" [1 uses])

(note 16 35 17 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 17 16 19 arch/arm/mm/init.c:148 (set (reg:SI 0 r0 [orig:155 D.25868 ] [155])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140])
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 19 17 24 arch/arm/mm/init.c:149 (set (reg:SI 1 r1 [orig:165 <variable>.size ] [165])
        (mem/s/j:SI (plus:SI (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140])
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 24 19 32 arch/arm/mm/init.c:155 (set (reg:SI 14 lr [orig:166 <variable>.highmem ] [166])
        (mem/s/j:SI (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140]) [0 <variable>.highmem+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 24 20 arch/arm/mm/init.c:144 (set (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140])
        (plus:SI (reg:SI 3 r3 [orig:140 ivtmp.847 ] [140])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn:TI 20 32 18 arch/arm/mm/init.c:149 (set (reg:SI 1 r1 [164])
        (plus:SI (reg:SI 0 r0 [orig:155 D.25868 ] [155])
            (reg:SI 1 r1 [orig:165 <variable>.size ] [165]))) 4 {*arm_addsi3} (nil))

(insn 18 20 253 arch/arm/mm/init.c:148 (set (reg/v:SI 0 r0 [orig:139 min.848 ] [139])
        (lshiftrt:SI (reg:SI 0 r0 [orig:155 D.25868 ] [155])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 253 18 22 ( min (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 min.848 ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 22 253 254 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 6 r6 [orig:160 min ] [160])
                (umin:SI (reg/v:SI 6 r6 [orig:160 min ] [160])
                    (reg/v:SI 0 r0 [orig:139 min.848 ] [139])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:139 min.848 ] [139])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(note 254 22 21 ( min (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:160 min ] [160])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 21 254 255 arch/arm/mm/init.c:149 (set (reg/v:SI 1 r1 [orig:158 max_high ] [158])
        (lshiftrt:SI (reg:SI 1 r1 [164])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 255 21 23 ( max_high (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:158 max_high ] [158])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 23 255 256 arch/arm/mm/init.c:149 (parallel [
            (set (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
                (umax:SI (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
                    (reg/v:SI 1 r1 [orig:158 max_high ] [158])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 256 23 25 ( max_high (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 25 256 26 arch/arm/mm/init.c:155 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:166 <variable>.highmem ] [166])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr [orig:166 <variable>.highmem ] [166])
        (nil)))

(jump_insn:TI 26 25 27 arch/arm/mm/init.c:155 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 27 26 28 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 27 33 arch/arm/mm/init.c:155 (parallel [
            (set (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                (umax:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                    (reg/v:SI 1 r1 [orig:158 max_high ] [158])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:158 max_high ] [158])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(code_label 33 28 34 72 "" [2 uses])

(note 34 33 36 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 34 31 arch/arm/mm/init.c:144 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:157 i ] [157])
            (reg:SI 12 ip [orig:156 D.25862 ] [156]))) 219 {*arm_cmpsi_insn} (nil))

(insn 31 36 37 arch/arm/mm/init.c:144 (set (reg/v:SI 2 r2 [orig:157 i ] [157])
        (plus:SI (reg/v:SI 2 r2 [orig:157 i ] [157])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 37 31 38 arch/arm/mm/init.c:144 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 38 37 42 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 42 38 44 NOTE_INSN_DELETED)

(note 44 42 49 NOTE_INSN_DELETED)

(note 49 44 39 NOTE_INSN_DELETED)

(insn:TI 39 49 43 arch/arm/mm/init.c:174 (set (reg:SI 7 r7 [orig:146 D.25910 ] [146])
        (minus:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
            (reg/v:SI 6 r6 [orig:160 min ] [160]))) 28 {*arm_subsi3_insn} (nil))

(insn 43 39 40 arch/arm/mm/init.c:175 (set (reg:SI 9 r9 [orig:147 D.25908 ] [147])
        (ashift:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 40 43 41 arch/arm/mm/init.c:174 (set (reg:SI 0 r0)
        (reg:SI 7 r7 [orig:146 D.25910 ] [146])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 41 40 257 arch/arm/mm/init.c:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bootmem_bootmap_pages") [flags 0x41] <function_decl 0x11095280 bootmem_bootmap_pages>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 257 41 46 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(insn 46 257 47 arch/arm/mm/init.c:175 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn:TI 47 46 45 arch/arm/mm/init.c:175 (set (reg:SI 2 r2)
        (reg:SI 9 r9 [orig:147 D.25908 ] [147])) 167 {*arm_movsi_insn} (nil))

(insn:TI 45 47 48 arch/arm/mm/init.c:175 (set (reg:SI 0 r0)
        (ashift:SI (reg:SI 0 r0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(call_insn:TI 48 45 55 arch/arm/mm/init.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_alloc_base") [flags 0x41] <function_decl 0x113f7900 memblock_alloc_base>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 55 48 54 arch/arm/mm/init.c:184 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])) 167 {*arm_movsi_insn} (nil))

(insn:TI 54 55 51 arch/arm/mm/init.c:184 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:160 min ] [160])) 167 {*arm_movsi_insn} (nil))

(insn:TI 51 54 52 arch/arm/mm/init.c:184 (set (reg:SI 1 r1 [169])
        (lshiftrt:SI (reg:SI 0 r0)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 52 51 56 arch/arm/mm/init.c:184 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 297)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)
        (nil)))

(call_insn:TI 56 52 57 arch/arm/mm/init.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_bootmem_node") [flags 0x41] <function_decl 0x11095300 init_bootmem_node>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 83 arch/arm/mm/init.c:187 (set (reg/f:SI 3 r3 [170])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 83 57 58 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 10 sl [228])
        (reg/f:SI 3 r3 [170])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 58 83 258 arch/arm/mm/init.c:187 (set (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [170])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [170])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(note 258 58 242 ( reg (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 242 258 243 (set (pc)
        (label_ref 80)) 242 {*arm_jump} (nil))

(barrier 243 242 82)

(code_label 82 243 61 77 "" [1 uses])

(note 61 82 62 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 61 66 include/linux/memblock.h:120 (set (reg:SI 2 r2 [orig:153 D.25891 ] [153])
        (mem/s/j:SI (reg/v/f:SI 8 r8 [orig:148 reg ] [148]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 66 62 79 include/linux/memblock.h:129 (set (reg:SI 1 r1 [orig:174 <variable>.size ] [174])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 79 66 63 arch/arm/mm/init.c:187 (set (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
        (plus:SI (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 63 79 67 include/linux/memblock.h:120 (set (reg:SI 3 r3 [172])
        (plus:SI (reg:SI 2 r2 [orig:153 D.25891 ] [153])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn:TI 67 63 64 include/linux/memblock.h:129 (set (reg:SI 2 r2 [173])
        (plus:SI (reg:SI 2 r2 [orig:153 D.25891 ] [153])
            (reg:SI 1 r1 [orig:174 <variable>.size ] [174]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:174 <variable>.size ] [174])
        (nil)))

(insn 64 67 68 include/linux/memblock.h:120 (set (reg:SI 3 r3 [171])
        (plus:SI (reg:SI 3 r3 [172])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 2 r2 [orig:153 D.25891 ] [153])
            (const_int 4095 [0xfff]))
        (nil)))

(insn:TI 68 64 259 include/linux/memblock.h:129 (set (reg/v:SI 2 r2 [orig:159 max_low ] [159])
        (lshiftrt:SI (reg:SI 2 r2 [173])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 259 68 65 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:159 max_low ] [159])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 65 259 260 include/linux/memblock.h:120 (set (reg/v:SI 3 r3 [orig:151 start ] [151])
        (lshiftrt:SI (reg:SI 3 r3 [171])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 260 65 69 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:151 start ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 69 260 261 include/linux/memblock.h:129 (parallel [
            (set (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
                (umin:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                    (reg/v:SI 2 r2 [orig:159 max_low ] [159])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 261 69 74 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 74 261 70 arch/arm/mm/init.c:196 (set (reg:SI 1 r1 [176])
        (minus:SI (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
            (reg/v:SI 3 r3 [orig:151 start ] [151]))) 28 {*arm_subsi3_insn} (nil))

(insn 70 74 76 arch/arm/mm/init.c:193 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:151 start ] [151])
            (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:151 start ] [151])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
            (nil))))

(insn:TI 76 70 77 arch/arm/mm/init.c:196 (set (reg:SI 0 r0)
        (ashift:SI (reg/v:SI 3 r3 [orig:151 start ] [151])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 77 76 71 arch/arm/mm/init.c:196 (set (reg:SI 1 r1)
        (ashift:SI (reg:SI 1 r1 [176])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 71 77 72 arch/arm/mm/init.c:193 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))

(note 72 71 73 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 73 72 75 NOTE_INSN_DELETED)

(note 75 73 78 NOTE_INSN_DELETED)

(call_insn:TI 78 75 263 arch/arm/mm/init.c:196 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_bootmem") [flags 0x41] <function_decl 0x11095600 free_bootmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 263 78 262 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 262 263 264 ( max_low (nil)) NOTE_INSN_VAR_LOCATION)

(note 264 262 80 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 80 264 81 75 "" [1 uses])

(note 81 80 86 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 86 81 85 NOTE_INSN_DELETED)

(insn:TI 85 86 87 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 2 r2 [orig:181 memblock.memory.cnt ] [181])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 10 sl [228])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 10 sl [228])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
            (nil))))

(insn:TI 87 85 88 arch/arm/mm/init.c:187 discrim 1 (set (reg/f:SI 3 r3 [orig:183 memblock.memory.regions ] [183])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 10 sl [228])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 10 sl [228])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn:TI 88 87 89 arch/arm/mm/init.c:187 discrim 1 (set (reg:SI 3 r3 [182])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:181 memblock.memory.cnt ] [181])
                (const_int 8 [0x8]))
            (reg/f:SI 3 r3 [orig:183 memblock.memory.regions ] [183]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:181 memblock.memory.cnt ] [181])
        (nil)))

(insn:TI 89 88 90 arch/arm/mm/init.c:187 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 8 r8 [orig:148 reg ] [148])
            (reg:SI 3 r3 [182]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [182])
        (nil)))

(jump_insn:TI 90 89 265 arch/arm/mm/init.c:187 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))

(note 265 90 266 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 266 265 91 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:151 start ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 91 266 92 76 "" [1 uses])

(note 92 91 93 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 92 267 arch/arm/mm/init.c:200 (set (reg/f:SI 3 r3 [184])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(note 267 93 120 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 120 267 94 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 10 sl [226])
        (reg/f:SI 3 r3 [184])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 94 120 268 arch/arm/mm/init.c:200 (set (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [184])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [184])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
            (nil))))

(note 268 94 244 ( reg (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 244 268 245 (set (pc)
        (label_ref 117)) 242 {*arm_jump} (nil))

(barrier 245 244 269)

(note 269 245 119 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 119 269 97 80 "" [1 uses])

(note 97 119 98 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 97 100 include/linux/memblock.h:138 (set (reg:SI 3 r3 [orig:154 D.25887 ] [154])
        (mem/s/j:SI (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 100 98 116 include/linux/memblock.h:147 (set (reg:SI 12 ip [orig:186 <variable>.size ] [186])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 116 100 101 arch/arm/mm/init.c:200 (set (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
        (plus:SI (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 101 116 99 include/linux/memblock.h:147 (set (reg:SI 12 ip [185])
        (plus:SI (reg:SI 3 r3 [orig:154 D.25887 ] [154])
            (reg:SI 12 ip [orig:186 <variable>.size ] [186]))) 4 {*arm_addsi3} (nil))

(insn 99 101 270 include/linux/memblock.h:138 (set (reg/v:SI 3 r3 [orig:152 start ] [152])
        (lshiftrt:SI (reg:SI 3 r3 [orig:154 D.25887 ] [154])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 270 99 102 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:152 start ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 102 270 103 include/linux/memblock.h:147 (set (reg:SI 12 ip [188])
        (plus:SI (reg:SI 12 ip [185])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn:TI 103 102 112 include/linux/memblock.h:147 (set (reg:SI 12 ip [187])
        (plus:SI (reg:SI 12 ip [188])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 12 ip [185])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 112 103 104 arch/arm/mm/init.c:209 (set (reg:SI 0 r0)
        (ashift:SI (reg/v:SI 3 r3 [orig:152 start ] [152])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 104 112 271 include/linux/memblock.h:147 (set (reg/v:SI 12 ip [orig:137 max_low.850 ] [137])
        (lshiftrt:SI (reg:SI 12 ip [187])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 271 104 105 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:137 max_low.850 ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 105 271 272 include/linux/memblock.h:147 (parallel [
            (set (reg/v:SI 12 ip [orig:133 max_low.854 ] [133])
                (umin:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                    (reg/v:SI 12 ip [orig:137 max_low.850 ] [137])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 272 105 110 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:133 max_low.854 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 110 272 106 arch/arm/mm/init.c:209 (set (reg:SI 1 r1 [190])
        (minus:SI (reg/v:SI 12 ip [orig:133 max_low.854 ] [133])
            (reg/v:SI 3 r3 [orig:152 start ] [152]))) 28 {*arm_subsi3_insn} (nil))

(insn 106 110 113 arch/arm/mm/init.c:206 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:152 start ] [152])
            (reg/v:SI 12 ip [orig:133 max_low.854 ] [133]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:133 max_low.854 ] [133])
        (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:152 start ] [152])
            (nil))))

(insn:TI 113 106 107 arch/arm/mm/init.c:209 (set (reg:SI 1 r1)
        (ashift:SI (reg:SI 1 r1 [190])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(jump_insn 107 113 108 arch/arm/mm/init.c:206 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))

(note 108 107 109 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 109 108 111 NOTE_INSN_DELETED)

(note 111 109 115 NOTE_INSN_DELETED)

(call_insn:TI 115 111 274 arch/arm/mm/init.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("reserve_bootmem") [flags 0x41] <function_decl 0x11095700 reserve_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 274 115 273 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(note 273 274 275 ( max_low (nil)) NOTE_INSN_VAR_LOCATION)

(note 275 273 117 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:134 max_low.853 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 117 275 118 78 "" [1 uses])

(note 118 117 123 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 123 118 122 NOTE_INSN_DELETED)

(insn:TI 122 123 208 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 1 r1 [orig:195 memblock.reserved.cnt ] [195])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 10 sl [226])
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 10 sl [226])
                (const_int 20 [0x14])) [0 memblock.reserved.cnt+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 20 [0x14]))) [0 memblock.reserved.cnt+0 S4 A32])
            (nil))))

(insn 208 122 276 arch/arm/mm/init.c:209 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 276 208 124 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 124 276 125 arch/arm/mm/init.c:200 discrim 1 (set (reg/f:SI 3 r3 [orig:197 memblock.reserved.regions ] [197])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 10 sl [226])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j/c:SI (plus:SI (reg/f:SI 10 sl [226])
                (const_int 28 [0x1c])) [0 memblock.reserved.regions+0 S4 A32])
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                        (const_int 28 [0x1c]))) [0 memblock.reserved.regions+0 S4 A32])
            (nil))))

(insn:TI 125 124 126 arch/arm/mm/init.c:200 discrim 1 (set (reg:SI 3 r3 [196])
        (plus:SI (mult:SI (reg:SI 1 r1 [orig:195 memblock.reserved.cnt ] [195])
                (const_int 8 [0x8]))
            (reg/f:SI 3 r3 [orig:197 memblock.reserved.regions ] [197]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:195 memblock.reserved.cnt ] [195])
        (nil)))

(insn:TI 126 125 127 arch/arm/mm/init.c:200 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 8 r8 [orig:138 reg.849 ] [138])
            (reg:SI 3 r3 [196]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [196])
        (nil)))

(jump_insn:TI 127 126 277 arch/arm/mm/init.c:200 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))

(note 277 127 278 ( max_low (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 278 277 128 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:152 start ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 128 278 129 79 "" [1 uses])

(note 129 128 147 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 147 129 130 NOTE_INSN_DELETED)

(insn:TI 130 147 279 arch/arm/mm/init.c:249 discrim 1 (set (reg/f:SI 8 r8 [198])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))
        (nil)))

(note 279 130 132 ( reg (nil)) NOTE_INSN_VAR_LOCATION)

(insn 132 279 131 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 1 r1)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn:TI 131 132 133 arch/arm/mm/init.c:249 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [198])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(call_insn:TI 133 131 280 arch/arm/mm/init.c:249 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10b7d080 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 280 133 143 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 143 280 135 arch/arm/mm/init.c:266 (set (reg/f:SI 3 r3 [204])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        (nil)))

(insn:TI 135 143 134 arch/arm/mm/init.c:258 (set (reg:SI 2 r2 [199])
        (minus:SI (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])
            (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135]))) 28 {*arm_subsi3_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 zone_size+4 S4 A32])
        (nil)))

(insn 134 135 136 arch/arm/mm/init.c:256 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 zone_size+0 S4 A32])
        (reg:SI 7 r7 [orig:146 D.25910 ] [146])) 167 {*arm_movsi_insn} (nil))

(insn:TI 136 134 137 arch/arm/mm/init.c:258 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 zone_size+4 S4 A32])
        (reg:SI 2 r2 [199])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [199])
        (nil)))

(insn 137 136 141 arch/arm/mm/init.c:265 (set (reg/f:SI 12 ip [200])
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0x0]))
        (nil)))

(insn:TI 141 137 146 arch/arm/mm/init.c:265 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg/f:SI 8 r8 [198]) [0 zone_size+0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg/f:SI 8 r8 [198])
                        (const_int 4 [0x4])) [0 zone_size+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg/f:SI 8 r8 [198])
                        (const_int 8 [0x8])) [0 zone_size+8 S4 A32]))
        ]) 189 {*ldmsi3} (nil))

(insn:TI 146 141 144 arch/arm/mm/init.c:266 discrim 1 (set (reg:SI 14 lr [orig:207 memblock.memory.cnt ] [207])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 3 r3 [204])
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn:TI 144 146 281 arch/arm/mm/init.c:266 (set (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 3 r3 [204])
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
                    (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
        (nil)))

(note 281 144 148 ( reg (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 148 281 142 arch/arm/mm/init.c:266 discrim 1 (set (reg/f:SI 14 lr [orig:141 D.25929 ] [141])
        (plus:SI (mult:SI (reg:SI 14 lr [orig:207 memblock.memory.cnt ] [207])
                (const_int 8 [0x8]))
            (reg/v/f:SI 3 r3 [orig:142 reg ] [142]))) 270 {*arith_shiftsi} (nil))

(insn:TI 142 148 246 arch/arm/mm/init.c:265 (parallel [
            (set (mem/s/c:SI (reg/f:SI 12 ip [200]) [0 zhole_size+0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 12 ip [200])
                        (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 12 ip [200])
                        (const_int 8 [0x8])) [0 zhole_size+8 S4 A64])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 12 ip [200])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(jump_insn 246 142 247 (set (pc)
        (label_ref 180)) 242 {*arm_jump} (nil))

(barrier 247 246 282)

(note 282 247 283 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:143 start ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 283 282 182 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:144 end ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 182 283 151 84 "" [1 uses])

(note 151 182 152 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 152 151 284 include/linux/memblock.h:120 (set (reg:SI 1 r1 [orig:145 D.25927 ] [145])
        (mem/s/j:SI (reg/v/f:SI 3 r3 [orig:142 reg ] [142]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 284 152 156 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 156 284 179 include/linux/memblock.h:129 (set (reg:SI 0 r0 [orig:211 <variable>.size ] [211])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 179 156 153 arch/arm/mm/init.c:266 (set (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
        (plus:SI (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 153 179 285 include/linux/memblock.h:120 (set (reg:SI 2 r2 [209])
        (plus:SI (reg:SI 1 r1 [orig:145 D.25927 ] [145])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(note 285 153 154 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 154 285 157 include/linux/memblock.h:120 (set (reg:SI 2 r2 [208])
        (plus:SI (reg:SI 2 r2 [209])
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 1 r1 [orig:145 D.25927 ] [145])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 157 154 155 include/linux/memblock.h:129 (set (reg:SI 1 r1 [210])
        (plus:SI (reg:SI 1 r1 [orig:145 D.25927 ] [145])
            (reg:SI 0 r0 [orig:211 <variable>.size ] [211]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:211 <variable>.size ] [211])
        (nil)))

(insn:TI 155 157 286 include/linux/memblock.h:120 (set (reg/v:SI 2 r2 [orig:143 start ] [143])
        (lshiftrt:SI (reg:SI 2 r2 [208])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 286 155 158 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:143 start ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 158 286 287 include/linux/memblock.h:129 (set (reg/v:SI 1 r1 [orig:144 end ] [144])
        (lshiftrt:SI (reg:SI 1 r1 [210])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 287 158 159 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:144 end ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 159 287 160 arch/arm/mm/init.c:270 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:143 start ] [143])
            (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 160 159 161 arch/arm/mm/init.c:270 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 161 160 224 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 161 164 arch/arm/mm/init.c:272 (set (reg:SI 0 r0 [orig:213 zhole_size ] [213])
        (mem/s/j:SI (reg/f:SI 13 sp) [0 zhole_size+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/f:SI 13 sp) [0 zhole_size+0 S4 A64])
        (nil)))

(insn 164 224 163 arch/arm/mm/init.c:272 (parallel [
            (set (reg:SI 12 ip [214])
                (umin:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                    (reg/v:SI 1 r1 [orig:144 end ] [144])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 163 164 165 arch/arm/mm/init.c:272 (set (reg:SI 0 r0 [212])
        (plus:SI (reg/v:SI 2 r2 [orig:143 start ] [143])
            (reg:SI 0 r0 [orig:213 zhole_size ] [213]))) 4 {*arm_addsi3} (nil))

(insn:TI 165 163 166 arch/arm/mm/init.c:272 (set (reg:SI 0 r0 [215])
        (minus:SI (reg:SI 0 r0 [212])
            (reg:SI 12 ip [214]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 12 ip [214])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 zhole_size+0 S4 A64])
            (nil))))

(insn 166 165 167 arch/arm/mm/init.c:272 (set (mem/s/j:SI (reg/f:SI 13 sp) [0 zhole_size+0 S4 A64])
        (reg:SI 0 r0 [215])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [215])
        (nil)))

(code_label 167 166 168 82 "" [1 uses])

(note 168 167 169 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 169 168 170 arch/arm/mm/init.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 1 r1 [orig:144 end ] [144])
            (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 170 169 171 arch/arm/mm/init.c:275 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 180)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 171 170 174 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 174 171 172 NOTE_INSN_DELETED)

(insn:TI 172 174 173 arch/arm/mm/init.c:277 (set (reg:SI 0 r0 [orig:217 zhole_size+4 ] [217])
        (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
        (nil)))

(insn:TI 173 172 288 arch/arm/mm/init.c:277 (set (reg:SI 1 r1 [216])
        (minus:SI (reg:SI 0 r0 [orig:217 zhole_size+4 ] [217])
            (reg/v:SI 1 r1 [orig:144 end ] [144]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:217 zhole_size+4 ] [217])
        (nil)))

(note 288 173 175 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 175 288 289 arch/arm/mm/init.c:277 (parallel [
            (set (reg:SI 2 r2 [219])
                (plus:SI (umax:SI (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])
                        (reg/v:SI 2 r2 [orig:143 start ] [143]))
                    (reg:SI 1 r1 [216])))
            (clobber (reg:CC 24 cc))
        ]) 109 {*minmax_arithsi} (expr_list:REG_DEAD (reg:SI 1 r1 [216])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -20 [0xffffffffffffffec])) [0 zhole_size+4 S4 A32])
                (nil)))))

(note 289 175 176 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn 176 289 290 arch/arm/mm/init.c:277 (set (mem/s/j:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 zhole_size+4 S4 A32])
        (reg:SI 2 r2 [219])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [219])
        (nil)))

(note 290 176 291 ( start (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:143 start ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 291 290 180 ( end (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:144 end ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 180 291 181 81 "" [2 uses])

(note 181 180 183 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 183 181 184 arch/arm/mm/init.c:266 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:142 reg ] [142])
            (reg/f:SI 14 lr [orig:141 D.25929 ] [141]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 184 183 185 arch/arm/mm/init.c:266 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 185 184 186 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 186 185 187 NOTE_INSN_DELETED)

(note 187 186 191 NOTE_INSN_DELETED)

(insn:TI 191 187 292 arch/arm/mm/init.c:295 (set (reg:SI 3 r3)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 292 191 190 ( reg (nil)) NOTE_INSN_VAR_LOCATION)

(insn 190 292 293 arch/arm/mm/init.c:295 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:160 min ] [160])) 167 {*arm_movsi_insn} (nil))

(note 293 190 188 ( start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 188 293 189 arch/arm/mm/init.c:295 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 294 arch/arm/mm/init.c:295 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(note 294 189 192 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 192 294 223 arch/arm/mm/init.c:295 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_area_init_node") [flags 0x41] <function_decl 0x111d5700 free_area_init_node>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 223 192 194 arch/arm/mm/init.c:405 (set (reg/f:SI 3 r3 [222])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)
        (nil)))

(insn:TI 194 223 195 arch/arm/mm/init.c:405 (set (reg:SI 9 r9 [223])
        (plus:SI (reg:SI 9 r9 [orig:147 D.25908 ] [147])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (nil))

(insn:TI 195 194 222 arch/arm/mm/init.c:405 (set (mem/f/c/i:SI (reg/f:SI 3 r3 [222]) [0 high_memory+0 S4 A32])
        (reg:SI 9 r9 [223])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [222])
        (nil)))

(insn:TI 222 195 197 arch/arm/mm/init.c:415 (set (reg/f:SI 3 r3 [224])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)
        (nil)))

(insn:TI 197 222 221 arch/arm/mm/init.c:415 (set (mem/c/i:SI (reg/f:SI 3 r3 [224]) [0 max_low_pfn+0 S4 A32])
        (reg/v:SI 4 r4 [orig:135 max_low.852 ] [135])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [224])
        (nil)))

(insn:TI 221 197 199 arch/arm/mm/init.c:416 (set (reg/f:SI 3 r3 [225])
        (mem:SI (const (plus (label_ref 297)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)
        (nil)))

(insn:TI 199 221 229 arch/arm/mm/init.c:416 (set (mem/c/i:SI (reg/f:SI 3 r3 [225]) [0 max_pfn+0 S4 A32])
        (reg/v:SI 5 r5 [orig:136 max_high.851 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [225])
        (nil)))

(note 229 199 230 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 230 229 231 arch/arm/mm/init.c:417 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))

(barrier 231 230 295)

(code_label 295 231 296 87 "" [0 uses])

(insn 296 295 297 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 297 296 298 86 "" [0 uses])

(insn 298 297 299 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 299 298 300 (unspec_volatile [
            (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c25120 contig_page_data>)
        ] 6) -1 (nil))

(insn 300 299 301 (unspec_volatile [
            (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113f9840 memblock>)
        ] 6) -1 (nil))

(insn 301 300 302 (unspec_volatile [
            (symbol_ref:SI ("high_memory") [flags 0xc0] <var_decl 0x110aee40 high_memory>)
        ] 6) -1 (nil))

(insn 302 301 303 (unspec_volatile [
            (symbol_ref:SI ("max_low_pfn") [flags 0xc0] <var_decl 0x1108fa20 max_low_pfn>)
        ] 6) -1 (nil))

(insn 303 302 304 (unspec_volatile [
            (symbol_ref:SI ("max_pfn") [flags 0xc0] <var_decl 0x1108fae0 max_pfn>)
        ] 6) -1 (nil))

(insn 304 303 305 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 305 304 220)

(note 220 305 225 NOTE_INSN_DELETED)

(note 225 220 0 NOTE_INSN_DELETED)

;; Function arm_memblock_init (arm_memblock_init)[0:1353] (unlikely executed)

;; SImode fixup for i7; addr 0, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i17; addr 32, range (-4084,4096): `meminfo_cmp'
;; SImode fixup for i40; addr 96, range (-4084,4096): `_stext'
;; SImode fixup for i45; addr 100, range (-4084,4096): `*.LANCHOR0'
;; SImode fixup for i144; addr 104, range (-4084,4096): `_end'
;; SImode fixup for i61; addr 148, range (-4084,4096): `*.LC9'
;; SImode fixup for i73; addr 172, range (-4084,4096): `*.LANCHOR0'
;; SImode fixup for i89; addr 204, range (-4084,4096): `*.LC10'
;; SImode fixup for i101; addr 232, range (-4084,4096): `*.LANCHOR0'
;; SImode fixup for i143; addr 260, range (-4084,4096): `initrd_start'
;; SImode fixup for i142; addr 280, range (-4084,4096): `initrd_end'
;; Emitting minipool after insn 132; address 360; align 4 (bytes)
;;  Offset 0, min -65536, max 4096 `*.LANCHOR1'
;;  Offset 4, min -65536, max 4128 `meminfo_cmp'
;;  Offset 8, min -65536, max 4192 `_stext'
;;  Offset 12, min -65536, max 4196 `*.LANCHOR0'
;;  Offset 16, min -65536, max 4200 `_end'
;;  Offset 20, min -65536, max 4244 `*.LC9'
;;  Offset 24, min -65536, max 4300 `*.LC10'
;;  Offset 28, min -65536, max 4356 `initrd_start'
;;  Offset 32, min -65536, max 4376 `initrd_end'
(note 1 0 154 NOTE_INSN_DELETED)

(note 154 1 155 ( mi (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ mi ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 155 154 5 ( mdesc (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ mdesc ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 5 155 4 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 NOTE_INSN_FUNCTION_BEG)

(insn:TI 7 4 12 arch/arm/mm/init.c:332 (set (reg/f:SI 3 r3 [145])
        (mem:SI (label_ref 169) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 12 7 146 arch/arm/mm/init.c:332 (set (reg:SI 12 ip [150])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn/f:TI 146 12 157 arch/arm/mm/init.c:329 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 4 r4))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_DEAD (reg:SI 2 r2)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -32 [0xffffffffffffffe0])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 0 r0))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 1 r1))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 2 r2))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(note 157 146 156 ( mi (nil)) NOTE_INSN_VAR_LOCATION)

(note 156 157 147 ( mdesc (nil)) NOTE_INSN_VAR_LOCATION)

(note 147 156 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 147 158 arch/arm/mm/init.c:329 (set (reg/v/f:SI 6 r6 [orig:143 mi ] [143])
        (reg:SI 0 r0 [ mi ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ mi ])
        (nil)))

(note 158 2 3 ( mi (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ mi ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 3 158 159 arch/arm/mm/init.c:329 (set (reg/v/f:SI 7 r7 [orig:144 mdesc ] [144])
        (reg:SI 1 r1 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mdesc ])
        (nil)))

(note 159 3 14 ( mdesc (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ mdesc ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 14 159 160 arch/arm/mm/init.c:332 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 3 r3 [145])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(note 160 14 15 ( mi (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:143 mi ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 15 160 161 arch/arm/mm/init.c:332 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 3 r3 [145])
                (const_int 4 [0x4])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [145])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(note 161 15 16 ( mdesc (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:144 mdesc ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 16 161 17 arch/arm/mm/init.c:332 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn:TI 17 16 20 arch/arm/mm/init.c:332 (set (reg:SI 3 r3)
        (mem:SI (const (plus (label_ref 169)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)
        (nil)))

(insn 20 17 21 arch/arm/mm/init.c:334 (set (reg:SI 4 r4 [orig:136 ivtmp.885 ] [136])
        (reg:SI 12 ip [150])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 21 20 162 arch/arm/mm/init.c:335 (set (reg/v:SI 5 r5 [orig:137 i ] [137])
        (reg:SI 12 ip [orig:136 ivtmp.885 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 162 21 13 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 i ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 162 18 arch/arm/mm/init.c:332 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [150])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [150])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn:TI 18 13 19 arch/arm/mm/init.c:332 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort") [flags 0x41] <function_decl 0x11402380 sort>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(call_insn:TI 19 18 152 arch/arm/mm/init.c:334 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_init") [flags 0x41] <function_decl 0x113f7480 memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(jump_insn 152 19 153 arch/arm/mm/init.c:335 (set (pc)
        (label_ref 31)) 242 {*arm_jump} (nil))

(barrier 153 152 33)

(code_label 33 153 24 90 "" [1 uses])

(note 24 33 27 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 27 24 26 arch/arm/mm/init.c:336 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:135 D.26496 ] [135])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 26 27 28 arch/arm/mm/init.c:336 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:135 D.26496 ] [135])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:135 D.26496 ] [135])
        (nil)))

(call_insn:TI 28 26 31 arch/arm/mm/init.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_add") [flags 0x41] <function_decl 0x113f7580 memblock_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(code_label 31 28 32 89 "" [1 uses])

(note 32 31 34 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 32 25 arch/arm/mm/init.c:335 (set (reg:SI 2 r2 [orig:151 <variable>.nr_banks ] [151])
        (mem/s/j:SI (reg/v/f:SI 6 r6 [orig:143 mi ] [143]) [0 <variable>.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (reg/v/f:SI 6 r6 [orig:143 mi ] [143]) [0 <variable>.nr_banks+0 S4 A32])
        (nil)))

(insn 25 34 30 arch/arm/mm/init.c:328 (set (reg/f:SI 3 r3 [orig:135 D.26496 ] [135])
        (plus:SI (reg/v/f:SI 6 r6 [orig:143 mi ] [143])
            (reg:SI 4 r4 [orig:136 ivtmp.885 ] [136]))) 4 {*arm_addsi3} (nil))

(insn:TI 30 25 35 arch/arm/mm/init.c:335 discrim 2 (set (reg:SI 4 r4 [orig:136 ivtmp.885 ] [136])
        (plus:SI (reg:SI 4 r4 [orig:136 ivtmp.885 ] [136])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn:TI 35 30 29 arch/arm/mm/init.c:335 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:137 i ] [137])
            (reg:SI 2 r2 [orig:151 <variable>.nr_banks ] [151]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:151 <variable>.nr_banks ] [151])
        (nil)))

(insn 29 35 36 arch/arm/mm/init.c:335 discrim 2 (set (reg/v:SI 5 r5 [orig:137 i ] [137])
        (plus:SI (reg/v:SI 5 r5 [orig:137 i ] [137])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 36 29 37 arch/arm/mm/init.c:335 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8889 [0x22b9])
            (nil))))

(note 37 36 41 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 41 37 40 NOTE_INSN_DELETED)

(insn:TI 40 41 45 arch/arm/mm/init.c:342 (set (reg/f:SI 3 r3 [155])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
        (nil)))

(insn:TI 45 40 144 arch/arm/mm/init.c:345 (set (reg/f:SI 4 r4 [156])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 144 45 42 arch/arm/mm/init.c:342 (set (reg/f:SI 1 r1 [154])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)
        (nil)))

(insn 42 144 43 arch/arm/mm/init.c:342 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 3 r3 [155])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn:TI 43 42 44 arch/arm/mm/init.c:342 (set (reg:SI 1 r1)
        (minus:SI (reg/f:SI 1 r1 [154])
            (reg/f:SI 3 r3 [155]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [155])
        (nil)))

(call_insn:TI 44 43 46 arch/arm/mm/init.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 46 44 47 arch/arm/mm/init.c:345 (set (reg:SI 1 r1 [orig:142 phys_initrd_size.365 ] [142])
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [156])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn:TI 47 46 48 arch/arm/mm/init.c:345 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:142 phys_initrd_size.365 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 48 47 49 arch/arm/mm/init.c:345 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))

(note 49 48 54 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 54 49 51 NOTE_INSN_DELETED)

(insn:TI 51 54 53 arch/arm/mm/init.c:346 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 4 r4 [156]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(call_insn:TI 53 51 55 arch/arm/mm/init.c:346 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_memory") [flags 0x41] <function_decl 0x113f7c00 memblock_is_region_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 55 53 163 arch/arm/mm/init.c:345 discrim 1 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 5 r5 [orig:141 D.25190 ] [141])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 163 55 56 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 56 163 57 arch/arm/mm/init.c:345 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))

(note 57 56 61 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 61 57 62 arch/arm/mm/init.c:347 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 169)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)
        (nil)))

(insn:TI 62 61 63 arch/arm/mm/init.c:347 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 4 r4 [156]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn:TI 63 62 64 arch/arm/mm/init.c:347 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [156])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(call_insn:TI 64 63 70 arch/arm/mm/init.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 70 64 67 arch/arm/mm/init.c:349 (set (mem/c/i:SI (reg/f:SI 4 r4 [156]) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 5 r5 [orig:141 D.25190 ] [141])) 167 {*arm_movsi_insn} (nil))

(insn:TI 67 70 164 arch/arm/mm/init.c:349 (set (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [156])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 5 r5 [orig:141 D.25190 ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 4 r4 [156])
        (nil)))

(note 164 67 71 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 i ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 71 164 72 91 "" [2 uses])

(note 72 71 73 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 73 72 74 arch/arm/mm/init.c:351 (set (reg/f:SI 4 r4 [165])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 74 73 75 arch/arm/mm/init.c:351 (set (reg:SI 1 r1 [orig:134 phys_initrd_size.892 ] [134])
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [165])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn:TI 75 74 76 arch/arm/mm/init.c:351 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:134 phys_initrd_size.892 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 76 75 77 arch/arm/mm/init.c:351 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))

(note 77 76 82 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 82 77 79 NOTE_INSN_DELETED)

(insn:TI 79 82 81 arch/arm/mm/init.c:352 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 4 r4 [165]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(call_insn:TI 81 79 83 arch/arm/mm/init.c:352 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_region_reserved") [flags 0x41] <function_decl 0x113f7d00 memblock_is_region_reserved>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 83 81 84 arch/arm/mm/init.c:351 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn:TI 84 83 85 arch/arm/mm/init.c:351 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))

(note 85 84 89 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 89 85 90 arch/arm/mm/init.c:353 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 169)
                    (const_int 24 [0x18]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)
        (nil)))

(insn:TI 90 89 91 arch/arm/mm/init.c:353 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 4 r4 [165]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(insn:TI 91 90 92 arch/arm/mm/init.c:353 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [165])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(call_insn:TI 92 91 94 arch/arm/mm/init.c:353 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 94 92 98 arch/arm/mm/init.c:355 (set (reg:SI 3 r3 [171])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 98 94 95 arch/arm/mm/init.c:355 (set (mem/c/i:SI (reg/f:SI 4 r4 [165]) [0 phys_initrd_start+0 S4 A32])
        (reg:SI 3 r3 [171])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 95 98 99 arch/arm/mm/init.c:355 (set (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [165])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])
        (reg:SI 3 r3 [171])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 4 r4 [165])
        (expr_list:REG_DEAD (reg:SI 3 r3 [171])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(code_label 99 95 100 92 "" [2 uses])

(note 100 99 101 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 101 100 102 arch/arm/mm/init.c:357 (set (reg/f:SI 4 r4 [174])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn:TI 102 101 103 arch/arm/mm/init.c:357 (set (reg:SI 1 r1 [orig:133 phys_initrd_size.896 ] [133])
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [174])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn:TI 103 102 104 arch/arm/mm/init.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:133 phys_initrd_size.896 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 104 103 105 arch/arm/mm/init.c:357 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))

(note 105 104 107 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 105 109 arch/arm/mm/init.c:358 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 4 r4 [174]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
        (nil)))

(call_insn:TI 109 107 111 arch/arm/mm/init.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_reserve") [flags 0x41] <function_decl 0x113f7700 memblock_reserve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 111 109 143 arch/arm/mm/init.c:361 (set (reg:SI 3 r3 [orig:177 phys_initrd_start ] [177])
        (mem/c/i:SI (reg/f:SI 4 r4 [174]) [0 phys_initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 4 r4 [174]) [0 phys_initrd_start+0 S4 A32])
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 phys_initrd_start+0 S4 A32])
            (nil))))

(insn:TI 143 111 117 arch/arm/mm/init.c:361 (set (reg/f:SI 1 r1 [178])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 28 [0x1c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)
        (nil)))

(insn:TI 117 143 112 arch/arm/mm/init.c:362 (set (reg:SI 2 r2 [orig:181 phys_initrd_size ] [181])
        (mem/c/i:SI (plus:SI (reg/f:SI 4 r4 [174])
                (const_int 4 [0x4])) [0 phys_initrd_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 phys_initrd_size+0 S4 A32])
        (nil)))

(insn 112 117 165 arch/arm/mm/init.c:361 (set (reg:SI 3 r3 [orig:139 initrd_start.367 ] [139])
        (plus:SI (reg:SI 3 r3 [orig:177 phys_initrd_start ] [177])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (nil))

(note 165 112 114 ( initrd_start (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [orig:139 initrd_start.367 ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 114 165 118 arch/arm/mm/init.c:361 (set (mem/c/i:SI (reg/f:SI 1 r1 [178]) [0 initrd_start+0 S4 A32])
        (reg:SI 3 r3 [orig:139 initrd_start.367 ] [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 1 r1 [178])
        (nil)))

(insn 118 114 166 arch/arm/mm/init.c:362 (set (reg:SI 3 r3 [182])
        (plus:SI (reg:SI 3 r3 [orig:139 initrd_start.367 ] [139])
            (reg:SI 2 r2 [orig:181 phys_initrd_size ] [181]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:181 phys_initrd_size ] [181])
        (nil)))

(note 166 118 142 ( initrd_start (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 142 166 119 arch/arm/mm/init.c:362 (set (reg/f:SI 2 r2 [179])
        (mem:SI (const (plus (label_ref 169)
                    (const_int 32 [0x20]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)
        (nil)))

(insn:TI 119 142 120 arch/arm/mm/init.c:362 (set (mem/c/i:SI (reg/f:SI 2 r2 [179]) [0 initrd_end+0 S4 A32])
        (reg:SI 3 r3 [182])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [182])
        (expr_list:REG_DEAD (reg/f:SI 2 r2 [179])
            (nil))))

(code_label 120 119 121 93 "" [1 uses])

(note 121 120 122 [bb 13] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 122 121 123 arch/arm/mm/init.c:366 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_mm_memblock_reserve") [flags 0x41] <function_decl 0x115b7280 arm_mm_memblock_reserve>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 123 122 124 arch/arm/mm/init.c:370 (set (reg/f:SI 3 r3 [orig:138 D.25203 ] [138])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:144 mdesc ] [144])
                (const_int 36 [0x24])) [0 <variable>.reserve+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 124 123 125 arch/arm/mm/init.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:138 D.25203 ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 125 124 126 arch/arm/mm/init.c:370 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))

(note 126 125 127 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 127 126 128 arch/arm/mm/init.c:371 (parallel [
            (call (mem:SI (reg/f:SI 3 r3 [orig:138 D.25203 ] [138]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:138 D.25203 ] [138])
        (nil))
    (nil))

(code_label 128 127 129 94 "" [1 uses])

(note 129 128 130 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 130 129 148 arch/arm/mm/init.c:373 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_analyze") [flags 0x41] <function_decl 0x113f7500 memblock_analyze>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(note 148 130 149 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 149 148 131 arch/arm/mm/init.c:375 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 131 149 132 arch/arm/mm/init.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("memblock_dump_all") [flags 0x41] <function_decl 0x113f7d80 memblock_dump_all>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))

(barrier 132 131 167)

(code_label 167 132 168 97 "" [0 uses])

(insn 168 167 169 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 169 168 170 96 "" [0 uses])

(insn 170 169 171 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 171 170 172 (unspec_volatile [
            (symbol_ref:SI ("meminfo_cmp") [flags 0x3] <function_decl 0x115b7c80 meminfo_cmp>)
        ] 6) -1 (nil))

(insn 172 171 173 (unspec_volatile [
            (symbol_ref:SI ("_stext") [flags 0xc0] <var_decl 0x113f9720 _stext>)
        ] 6) -1 (nil))

(insn 173 172 174 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        ] 6) -1 (nil))

(insn 174 173 175 (unspec_volatile [
            (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x11478300 _end>)
        ] 6) -1 (nil))

(insn 175 174 176 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11160a80>)
        ] 6) -1 (nil))

(insn 176 175 177 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1174ae00>)
        ] 6) -1 (nil))

(insn 177 176 178 (unspec_volatile [
            (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x111e8b40 initrd_start>)
        ] 6) -1 (nil))

(insn 178 177 179 (unspec_volatile [
            (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x111e8ba0 initrd_end>)
        ] 6) -1 (nil))

(insn 179 178 180 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 180 179 145)

(note 145 180 0 NOTE_INSN_DELETED)

;; Function pfn_valid (pfn_valid)[0:1350]

(note 1 0 26 NOTE_INSN_DELETED)

(note 26 1 4 ( pfn (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ pfn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 26 23 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 23 4 2 NOTE_INSN_PROLOGUE_END)

(note 2 23 3 NOTE_INSN_DELETED)

(note 3 2 6 NOTE_INSN_FUNCTION_BEG)

(note 6 3 7 NOTE_INSN_DELETED)

(insn:TI 7 6 27 arch/arm/mm/init.c:301 (set (reg:SI 0 r0)
        (ashift:SI (reg:SI 0 r0 [ pfn ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(note 27 7 24 ( pfn (nil)) NOTE_INSN_VAR_LOCATION)

(note 24 27 25 NOTE_INSN_EPILOGUE_BEG)

(insn 25 24 8 arch/arm/mm/init.c:302 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 8 25 9 arch/arm/mm/init.c:301 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memblock_is_memory") [flags 0x41] <function_decl 0x113f7b80 memblock_is_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 9 8 22)

(note 22 9 0 NOTE_INSN_DELETED)

;; Function show_mem (show_mem)[0:1346]

;; SImode fixup for i7; addr 8, range (-4084,4096): `*.LC11'
;; SImode fixup for i150; addr 24, range (-4084,4096): `*.LANCHOR1'
;; SImode fixup for i163; addr 28, range (-4084,4096): `mem_map'
;; SImode fixup for i116; addr 228, range (-4084,4096): `*.LC12'
;; SImode fixup for i120; addr 240, range (-4084,4096): `*.LC13'
;; SImode fixup for i124; addr 252, range (-4084,4096): `*.LC14'
;; SImode fixup for i128; addr 264, range (-4084,4096): `*.LC15'
;; SImode fixup for i132; addr 276, range (-4084,4096): `*.LC16'
;; SImode fixup for i136; addr 284, range (-4084,4096): `*.LC17'
;; Emitting minipool after insn 139; address 340; align 4 (bytes)
;;  Offset 0, min -65536, max 4104 `*.LC11'
;;  Offset 4, min -65536, max 4120 `*.LANCHOR1'
;;  Offset 8, min -65536, max 4124 `mem_map'
;;  Offset 12, min -65536, max 4324 `*.LC12'
;;  Offset 16, min -65536, max 4336 `*.LC13'
;;  Offset 20, min -65536, max 4348 `*.LC14'
;;  Offset 24, min -65536, max 4360 `*.LC15'
;;  Offset 28, min -65536, max 4372 `*.LC16'
;;  Offset 32, min -65536, max 4380 `*.LC17'
(note 1 0 173 NOTE_INSN_DELETED)

(note 173 1 4 ( filter (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ filter ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 4 173 3 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 11 NOTE_INSN_FUNCTION_BEG)

(note 11 3 165 NOTE_INSN_DELETED)

(insn/f:TI 165 11 166 arch/arm/mm/init.c:92 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 10 sl)
            (expr_list:REG_DEAD (reg:SI 7 r7)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                        (set/f (reg/f:SI 13 sp)
                                            (plus:SI (reg/f:SI 13 sp)
                                                (const_int -32 [0xffffffffffffffe0])))
                                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                            (reg:SI 4 r4))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 4 [0x4])) [0 S4 A32])
                                            (reg:SI 5 r5))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 8 [0x8])) [0 S4 A32])
                                            (reg:SI 6 r6))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 12 [0xc])) [0 S4 A32])
                                            (reg:SI 7 r7))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 16 [0x10])) [0 S4 A32])
                                            (reg:SI 8 r8))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 20 [0x14])) [0 S4 A32])
                                            (reg:SI 9 r9))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 24 [0x18])) [0 S4 A32])
                                            (reg:SI 10 sl))
                                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                    (const_int 28 [0x1c])) [0 S4 A32])
                                            (reg:SI 14 lr))
                                    ])
                                (nil)))))))))

(note 166 165 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 166 7 arch/arm/mm/init.c:92 (set (reg/v:SI 4 r4 [orig:157 filter ] [157])
        (reg:SI 0 r0 [ filter ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ filter ])
        (nil)))

(insn:TI 7 2 174 arch/arm/mm/init.c:97 (set (reg:SI 0 r0)
        (mem:SI (label_ref 199) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)
        (nil)))

(note 174 7 8 ( filter (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:157 filter ] [157])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 8 174 9 arch/arm/mm/init.c:97 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 arch/arm/mm/init.c:98 (set (reg:SI 0 r0)
        (reg/v:SI 4 r4 [orig:157 filter ] [157])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:157 filter ] [157])
        (nil)))

(call_insn:TI 10 9 150 arch/arm/mm/init.c:98 (parallel [
            (call (mem:SI (symbol_ref:SI ("show_free_areas") [flags 0x41] <function_decl 0x111b4600 show_free_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 150 10 163 arch/arm/mm/init.c:100 discrim 1 (set (reg/f:SI 0 r0 [180])
        (mem:SI (const (plus (label_ref 199)
                    (const_int 4 [0x4]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 163 150 15 arch/arm/mm/init.c:108 (set (reg/f:SI 3 r3 [160])
        (mem:SI (const (plus (label_ref 199)
                    (const_int 8 [0x8]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        (nil)))

(insn 15 163 16 arch/arm/mm/init.c:108 (set (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 16 15 175 arch/arm/mm/init.c:100 (set (reg/v:SI 12 ip [orig:148 i ] [148])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 175 16 17 ( i (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:148 i ] [148])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 17 175 176 arch/arm/mm/init.c:94 (set (reg/v:SI 5 r5 [orig:149 slab ] [149])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 176 17 12 ( slab (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:149 slab ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 12 176 18 arch/arm/mm/init.c:100 discrim 1 (set (reg:SI 10 sl [orig:154 D.25004 ] [154])
        (mem/s/j/c:SI (pre_inc:SI (reg/f:SI 0 r0 [180])) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 0 r0 [180])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 4 [0x4]))) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 18 12 177 arch/arm/mm/init.c:94 (set (reg/v:SI 4 r4 [orig:150 shared ] [150])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 177 18 178 ( shared (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:150 shared ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 178 177 14 ( filter (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 14 178 19 arch/arm/mm/init.c:108 (set (reg/f:SI 14 lr [orig:155 mem_map.344 ] [155])
        (mem/f/c/i:SI (reg/f:SI 3 r3 [160]) [0 mem_map+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [160])
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>) [0 mem_map+0 S4 A32])
            (nil))))

(insn 19 14 179 arch/arm/mm/init.c:93 (set (reg/v:SI 6 r6 [orig:151 reserved ] [151])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 179 19 20 ( reserved (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:151 reserved ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 179 180 arch/arm/mm/init.c:93 (set (reg/v:SI 1 r1 [orig:152 total ] [152])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 180 20 21 ( total (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:152 total ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 21 180 181 arch/arm/mm/init.c:93 (set (reg/v:SI 7 r7 [orig:153 free ] [153])
        (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 181 21 171 ( free (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:153 free ] [153])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 171 181 172 arch/arm/mm/init.c:100 (set (pc)
        (label_ref 109)) 242 {*arm_jump} (nil))

(barrier 172 171 182)

(note 182 172 183 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:147 page ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 183 182 111 ( end (expr_list:REG_DEP_TRUE (reg/v/f:SI 9 r9 [orig:146 end ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 111 183 24 111 "" [1 uses])

(note 24 111 30 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 30 24 35 NOTE_INSN_DELETED)

(note 35 30 27 NOTE_INSN_DELETED)

(insn:TI 27 35 184 arch/arm/mm/init.c:91 (set (reg/f:SI 3 r3 [orig:135 D.26570 ] [135])
        (plus:SI (reg/f:SI 0 r0 [180])
            (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4]))))
        (nil)))

(note 184 27 32 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 32 184 185 arch/arm/mm/init.c:109 (set (reg:SI 9 r9 [orig:166 <variable>.size ] [166])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:135 D.26570 ] [135])
                (const_int 8 [0x8])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 185 32 28 ( end (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 28 185 33 arch/arm/mm/init.c:105 (set (reg:SI 3 r3 [orig:156 D.24980 ] [156])
        (mem/s/j:SI (plus:SI (reg/f:SI 3 r3 [orig:135 D.26570 ] [135])
                (const_int 4 [0x4])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 33 28 29 arch/arm/mm/init.c:109 (set (reg:SI 9 r9 [165])
        (plus:SI (reg:SI 3 r3 [orig:156 D.24980 ] [156])
            (reg:SI 9 r9 [orig:166 <variable>.size ] [166]))) 4 {*arm_addsi3} (nil))

(insn:TI 29 33 34 arch/arm/mm/init.c:108 (set (reg:SI 3 r3 [163])
        (lshiftrt:SI (reg:SI 3 r3 [orig:156 D.24980 ] [156])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 34 29 31 arch/arm/mm/init.c:109 (set (reg:SI 9 r9 [167])
        (lshiftrt:SI (reg:SI 9 r9 [165])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 31 34 186 arch/arm/mm/init.c:108 (set (reg/v/f:SI 3 r3 [orig:147 page ] [147])
        (plus:SI (mult:SI (reg:SI 3 r3 [163])
                (const_int 32 [0x20]))
            (reg/f:SI 14 lr [orig:155 mem_map.344 ] [155]))) 270 {*arith_shiftsi} (nil))

(note 186 31 36 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:147 page ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 36 186 187 arch/arm/mm/init.c:109 (set (reg/v/f:SI 9 r9 [orig:146 end ] [146])
        (plus:SI (mult:SI (reg:SI 9 r9 [167])
                (const_int 32 [0x20]))
            (reg/f:SI 14 lr [orig:155 mem_map.344 ] [155]))) 270 {*arith_shiftsi} (nil))

(note 187 36 103 ( end (expr_list:REG_DEP_TRUE (reg/v/f:SI 9 r9 [orig:146 end ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 103 187 37 110 "" [1 uses])

(note 37 103 41 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 41 37 40 NOTE_INSN_DELETED)

(insn:TI 40 41 38 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:145 D.25946 ] [145])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 40 42 arch/arm/mm/init.c:112 (set (reg/v:SI 1 r1 [orig:152 total ] [152])
        (plus:SI (reg/v:SI 1 r1 [orig:152 total ] [152])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 42 38 45 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:145 D.25946 ] [145])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 45 42 43 arch/arm/mm/init.c:114 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:151 reserved ] [151])
            (plus:SI (reg/v:SI 6 r6 [orig:151 reserved ] [151])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(jump_insn:TI 43 45 49 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 49 43 51 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 51 49 50 NOTE_INSN_DELETED)

(insn:TI 50 51 52 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:143 D.25959 ] [143])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 52 50 55 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:143 D.25959 ] [143])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 55 52 53 arch/arm/mm/init.c:118 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:149 slab ] [149])
            (plus:SI (reg/v:SI 5 r5 [orig:149 slab ] [149])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(jump_insn:TI 53 55 59 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 59 53 61 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 61 59 60 NOTE_INSN_DELETED)

(insn:TI 60 61 62 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:141 D.25974 ] [141])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 62 60 65 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:141 D.25974 ] [141])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 65 62 70 include/linux/mm.h:356 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 8 r8 [orig:134 page.962 ] [134])
            (reg/v/f:SI 3 r3 [orig:147 page ] [147]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 70 65 188 include/linux/mm.h:355 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 8 r8 [orig:134 page.962 ] [134])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147])
                    (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 188 70 74 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:134 page.962 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 74 188 189 include/linux/mm.h:376 (set (reg:SI 8 r8 [orig:142 D.25970 ] [142])
        (mem/v:SI (plus:SI (reg/v/f:SI 8 r8 [orig:134 page.962 ] [134])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 189 74 75 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 75 189 78 arch/arm/mm/init.c:119 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 8 r8 [orig:142 D.25970 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 78 75 76 arch/arm/mm/init.c:120 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 7 r7 [orig:153 free ] [153])
            (plus:SI (reg/v:SI 7 r7 [orig:153 free ] [153])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(jump_insn:TI 76 78 82 arch/arm/mm/init.c:119 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))

(note 82 76 84 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 84 82 83 NOTE_INSN_DELETED)

(insn:TI 83 84 190 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 8 r8 [orig:138 D.25991 ] [138])
        (mem/v:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 190 83 85 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:147 page ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 85 190 88 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 8 r8 [orig:138 D.25991 ] [138])
                (const_int 1 [0x1])
                (const_int 15 [0xf]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 88 85 93 include/linux/mm.h:356 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 8 r8 [orig:133 page.963 ] [133])
            (reg/v/f:SI 3 r3 [orig:147 page ] [147]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 93 88 191 include/linux/mm.h:355 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 8 r8 [orig:133 page.963 ] [133])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147])
                    (const_int 28 [0x1c])) [0 <variable>.D.8040.first_page+0 S4 A32]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 191 93 97 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 8 r8 [orig:133 page.963 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 97 191 192 include/linux/mm.h:376 (set (reg:SI 8 r8 [orig:139 D.25987 ] [139])
        (mem/v:SI (plus:SI (reg/v/f:SI 8 r8 [orig:133 page.963 ] [133])
                (const_int 16 [0x10])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 192 97 98 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 98 192 99 arch/arm/mm/init.c:122 (set (reg:SI 8 r8 [173])
        (plus:SI (reg:SI 8 r8 [orig:139 D.25987 ] [139])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn:TI 99 98 193 arch/arm/mm/init.c:122 (set (reg/v:SI 4 r4 [orig:150 shared ] [150])
        (plus:SI (reg/v:SI 4 r4 [orig:150 shared ] [150])
            (reg:SI 8 r8 [173]))) 4 {*arm_addsi3} (nil))

(note 193 99 100 ( page (expr_list:REG_DEP_TRUE (reg/v/f:SI 3 r3 [orig:147 page ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(code_label 100 193 101 103 "" [3 uses])

(note 101 100 102 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 101 104 arch/arm/mm/init.c:123 (set (reg/v/f:SI 3 r3 [orig:147 page ] [147])
        (plus:SI (reg/v/f:SI 3 r3 [orig:147 page ] [147])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))

(insn:TI 104 102 105 arch/arm/mm/init.c:124 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 3 r3 [orig:147 page ] [147])
            (reg/v/f:SI 9 r9 [orig:146 end ] [146]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 105 104 106 arch/arm/mm/init.c:124 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))

(note 106 105 107 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 107 106 108 arch/arm/mm/init.c:100 (set (reg/v:SI 12 ip [orig:148 i ] [148])
        (plus:SI (reg/v:SI 12 ip [orig:148 i ] [148])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 108 107 109 arch/arm/mm/init.c:100 (set (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])
        (plus:SI (reg:SI 2 r2 [orig:136 ivtmp.959 ] [136])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(code_label 109 108 110 101 "" [1 uses])

(note 110 109 112 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 112 110 113 arch/arm/mm/init.c:100 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:148 i ] [148])
            (reg:SI 10 sl [orig:154 D.25004 ] [154]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 113 112 114 arch/arm/mm/init.c:100 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))

(note 114 113 116 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 116 114 118 arch/arm/mm/init.c:127 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 12 [0xc]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)
        (nil)))

(call_insn:TI 118 116 196 arch/arm/mm/init.c:127 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 196 118 195 ( page (nil)) NOTE_INSN_VAR_LOCATION)

(note 195 196 194 ( i (nil)) NOTE_INSN_VAR_LOCATION)

(note 194 195 121 ( total (nil)) NOTE_INSN_VAR_LOCATION)

(insn 121 194 120 arch/arm/mm/init.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:153 free ] [153])) 167 {*arm_movsi_insn} (nil))

(insn:TI 120 121 122 arch/arm/mm/init.c:128 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 16 [0x10]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)
        (nil)))

(call_insn:TI 122 120 125 arch/arm/mm/init.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 125 122 124 arch/arm/mm/init.c:129 (set (reg:SI 1 r1)
        (reg/v:SI 6 r6 [orig:151 reserved ] [151])) 167 {*arm_movsi_insn} (nil))

(insn:TI 124 125 126 arch/arm/mm/init.c:129 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 20 [0x14]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)
        (nil)))

(call_insn:TI 126 124 129 arch/arm/mm/init.c:129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 129 126 128 arch/arm/mm/init.c:130 (set (reg:SI 1 r1)
        (reg/v:SI 5 r5 [orig:149 slab ] [149])) 167 {*arm_movsi_insn} (nil))

(insn:TI 128 129 130 arch/arm/mm/init.c:130 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 24 [0x18]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)
        (nil)))

(call_insn:TI 130 128 133 arch/arm/mm/init.c:130 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 133 130 132 arch/arm/mm/init.c:131 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:150 shared ] [150])) 167 {*arm_movsi_insn} (nil))

(insn:TI 132 133 134 arch/arm/mm/init.c:131 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 28 [0x1c]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)
        (nil)))

(call_insn:TI 134 132 136 arch/arm/mm/init.c:131 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 136 134 137 arch/arm/mm/init.c:132 (set (reg:SI 0 r0)
        (mem:SI (const (plus (label_ref 199)
                    (const_int 32 [0x20]))) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)
        (nil)))

(insn:TI 137 136 167 arch/arm/mm/init.c:132 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 167 137 168 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 168 167 138 arch/arm/mm/init.c:133 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(call_insn/j:TI 138 168 139 arch/arm/mm/init.c:132 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 139 138 197)

(code_label 197 139 198 115 "" [0 uses])

(insn 198 197 199 (unspec_volatile [
            (const_int 0 [0x0])
        ] 2) -1 (nil))

(code_label 199 198 200 114 "" [0 uses])

(insn 200 199 201 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11768f30>)
        ] 6) -1 (nil))

(insn 201 200 202 (unspec_volatile [
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        ] 6) -1 (nil))

(insn 202 201 203 (unspec_volatile [
            (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10bfb360 mem_map>)
        ] 6) -1 (nil))

(insn 203 202 204 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11769900>)
        ] 6) -1 (nil))

(insn 204 203 205 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11769b70>)
        ] 6) -1 (nil))

(insn 205 204 206 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11769ed0>)
        ] 6) -1 (nil))

(insn 206 205 207 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11765930>)
        ] 6) -1 (nil))

(insn 207 206 208 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x1176c0c0>)
        ] 6) -1 (nil))

(insn 208 207 209 (unspec_volatile [
            (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x1176c1b0>)
        ] 6) -1 (nil))

(insn 209 208 210 (unspec_volatile [
            (const_int 0 [0x0])
        ] 3) -1 (nil))

(barrier 210 209 164)

(note 164 210 0 NOTE_INSN_DELETED)
