<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4562" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4562{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4562{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4562{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4562{left:78px;bottom:998px;letter-spacing:-0.19px;}
#t5_4562{left:136px;bottom:998px;letter-spacing:-0.17px;}
#t6_4562{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4562{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_4562{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t9_4562{left:424px;bottom:959px;letter-spacing:-0.12px;}
#ta_4562{left:689px;bottom:998px;letter-spacing:-0.12px;}
#tb_4562{left:78px;bottom:935px;letter-spacing:-0.19px;}
#tc_4562{left:136px;bottom:935px;letter-spacing:-0.16px;}
#td_4562{left:189px;bottom:935px;letter-spacing:-0.15px;}
#te_4562{left:424px;bottom:935px;letter-spacing:-0.11px;}
#tf_4562{left:424px;bottom:918px;letter-spacing:-0.11px;}
#tg_4562{left:424px;bottom:897px;letter-spacing:-0.11px;}
#th_4562{left:689px;bottom:935px;letter-spacing:-0.12px;}
#ti_4562{left:78px;bottom:872px;letter-spacing:-0.19px;}
#tj_4562{left:136px;bottom:872px;letter-spacing:-0.16px;}
#tk_4562{left:189px;bottom:872px;letter-spacing:-0.15px;}
#tl_4562{left:424px;bottom:872px;letter-spacing:-0.11px;}
#tm_4562{left:424px;bottom:855px;letter-spacing:-0.11px;}
#tn_4562{left:424px;bottom:834px;letter-spacing:-0.11px;}
#to_4562{left:689px;bottom:872px;letter-spacing:-0.12px;}
#tp_4562{left:78px;bottom:810px;letter-spacing:-0.19px;}
#tq_4562{left:136px;bottom:810px;letter-spacing:-0.16px;}
#tr_4562{left:189px;bottom:810px;letter-spacing:-0.15px;}
#ts_4562{left:424px;bottom:810px;letter-spacing:-0.11px;}
#tt_4562{left:424px;bottom:793px;letter-spacing:-0.11px;}
#tu_4562{left:424px;bottom:771px;letter-spacing:-0.11px;}
#tv_4562{left:689px;bottom:810px;letter-spacing:-0.12px;}
#tw_4562{left:78px;bottom:747px;letter-spacing:-0.19px;}
#tx_4562{left:136px;bottom:747px;letter-spacing:-0.16px;}
#ty_4562{left:189px;bottom:747px;letter-spacing:-0.15px;}
#tz_4562{left:424px;bottom:747px;letter-spacing:-0.11px;}
#t10_4562{left:424px;bottom:730px;letter-spacing:-0.11px;}
#t11_4562{left:424px;bottom:709px;letter-spacing:-0.11px;}
#t12_4562{left:689px;bottom:747px;letter-spacing:-0.12px;}
#t13_4562{left:78px;bottom:684px;letter-spacing:-0.19px;}
#t14_4562{left:136px;bottom:684px;letter-spacing:-0.16px;}
#t15_4562{left:189px;bottom:684px;letter-spacing:-0.15px;}
#t16_4562{left:424px;bottom:684px;letter-spacing:-0.11px;}
#t17_4562{left:424px;bottom:668px;letter-spacing:-0.11px;}
#t18_4562{left:424px;bottom:646px;letter-spacing:-0.11px;}
#t19_4562{left:689px;bottom:684px;letter-spacing:-0.12px;}
#t1a_4562{left:78px;bottom:622px;letter-spacing:-0.16px;}
#t1b_4562{left:137px;bottom:622px;letter-spacing:-0.16px;}
#t1c_4562{left:189px;bottom:622px;letter-spacing:-0.15px;}
#t1d_4562{left:424px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1e_4562{left:424px;bottom:605px;letter-spacing:-0.12px;}
#t1f_4562{left:424px;bottom:584px;letter-spacing:-0.12px;}
#t1g_4562{left:689px;bottom:622px;letter-spacing:-0.12px;}
#t1h_4562{left:78px;bottom:559px;letter-spacing:-0.16px;}
#t1i_4562{left:136px;bottom:559px;letter-spacing:-0.16px;}
#t1j_4562{left:189px;bottom:559px;letter-spacing:-0.14px;}
#t1k_4562{left:424px;bottom:559px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1l_4562{left:424px;bottom:542px;letter-spacing:-0.12px;}
#t1m_4562{left:424px;bottom:525px;letter-spacing:-0.12px;}
#t1n_4562{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1o_4562{left:424px;bottom:487px;letter-spacing:-0.12px;}
#t1p_4562{left:689px;bottom:559px;letter-spacing:-0.11px;}
#t1q_4562{left:689px;bottom:542px;letter-spacing:-0.15px;}
#t1r_4562{left:689px;bottom:525px;letter-spacing:-0.13px;}
#t1s_4562{left:79px;bottom:463px;letter-spacing:-0.16px;}
#t1t_4562{left:136px;bottom:463px;letter-spacing:-0.16px;}
#t1u_4562{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t1v_4562{left:424px;bottom:463px;letter-spacing:-0.11px;}
#t1w_4562{left:424px;bottom:446px;letter-spacing:-0.12px;}
#t1x_4562{left:424px;bottom:425px;letter-spacing:-0.12px;}
#t1y_4562{left:424px;bottom:408px;letter-spacing:-0.1px;}
#t1z_4562{left:689px;bottom:463px;letter-spacing:-0.11px;}
#t20_4562{left:689px;bottom:446px;letter-spacing:-0.15px;}
#t21_4562{left:689px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4562{left:689px;bottom:412px;letter-spacing:-0.15px;}
#t23_4562{left:689px;bottom:396px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t24_4562{left:689px;bottom:379px;letter-spacing:-0.15px;}
#t25_4562{left:689px;bottom:362px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_4562{left:78px;bottom:338px;letter-spacing:-0.14px;}
#t27_4562{left:137px;bottom:338px;letter-spacing:-0.16px;}
#t28_4562{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t29_4562{left:424px;bottom:338px;letter-spacing:-0.11px;}
#t2a_4562{left:424px;bottom:321px;letter-spacing:-0.11px;}
#t2b_4562{left:424px;bottom:299px;letter-spacing:-0.12px;}
#t2c_4562{left:424px;bottom:283px;letter-spacing:-0.11px;}
#t2d_4562{left:689px;bottom:338px;letter-spacing:-0.11px;}
#t2e_4562{left:689px;bottom:321px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_4562{left:79px;bottom:258px;letter-spacing:-0.15px;}
#t2g_4562{left:136px;bottom:258px;letter-spacing:-0.15px;}
#t2h_4562{left:189px;bottom:258px;letter-spacing:-0.15px;}
#t2i_4562{left:424px;bottom:258px;letter-spacing:-0.11px;}
#t2j_4562{left:424px;bottom:241px;letter-spacing:-0.12px;}
#t2k_4562{left:424px;bottom:224px;letter-spacing:-0.11px;}
#t2l_4562{left:424px;bottom:203px;letter-spacing:-0.12px;}
#t2m_4562{left:424px;bottom:186px;letter-spacing:-0.12px;}
#t2n_4562{left:689px;bottom:258px;letter-spacing:-0.11px;}
#t2o_4562{left:689px;bottom:241px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_4562{left:79px;bottom:162px;letter-spacing:-0.16px;}
#t2q_4562{left:136px;bottom:162px;letter-spacing:-0.16px;}
#t2r_4562{left:189px;bottom:162px;letter-spacing:-0.14px;}
#t2s_4562{left:424px;bottom:162px;letter-spacing:-0.11px;}
#t2t_4562{left:424px;bottom:145px;letter-spacing:-0.11px;}
#t2u_4562{left:424px;bottom:124px;letter-spacing:-0.11px;}
#t2v_4562{left:689px;bottom:162px;letter-spacing:-0.11px;}
#t2w_4562{left:689px;bottom:145px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_4562{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2y_4562{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2z_4562{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t30_4562{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t31_4562{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t32_4562{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t33_4562{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t34_4562{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t35_4562{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t36_4562{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4562{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4562{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4562{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4562{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4562{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4562" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4562Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4562" style="-webkit-user-select: none;"><object width="935" height="1210" data="4562/4562.svg" type="image/svg+xml" id="pdf4562" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4562" class="t s1_4562">2-40 </span><span id="t2_4562" class="t s1_4562">Vol. 4 </span>
<span id="t3_4562" class="t s2_4562">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4562" class="t s3_4562">484H </span><span id="t5_4562" class="t s3_4562">1156 </span><span id="t6_4562" class="t s3_4562">IA32_VMX_ENTRY_CTLS </span><span id="t7_4562" class="t s3_4562">Capability Reporting Register of VM-Entry </span>
<span id="t8_4562" class="t s3_4562">Controls (R/O) </span>
<span id="t9_4562" class="t s3_4562">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="ta_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tb_4562" class="t s3_4562">485H </span><span id="tc_4562" class="t s3_4562">1157 </span><span id="td_4562" class="t s3_4562">IA32_VMX_MISC </span><span id="te_4562" class="t s3_4562">Reporting Register of Miscellaneous VMX </span>
<span id="tf_4562" class="t s3_4562">Capabilities (R/O) </span>
<span id="tg_4562" class="t s3_4562">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="th_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="ti_4562" class="t s3_4562">486H </span><span id="tj_4562" class="t s3_4562">1158 </span><span id="tk_4562" class="t s3_4562">IA32_VMX_CR0_FIXED0 </span><span id="tl_4562" class="t s3_4562">Capability Reporting Register of CR0 Bits </span>
<span id="tm_4562" class="t s3_4562">Fixed to 0 (R/O) </span>
<span id="tn_4562" class="t s3_4562">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="to_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tp_4562" class="t s3_4562">487H </span><span id="tq_4562" class="t s3_4562">1159 </span><span id="tr_4562" class="t s3_4562">IA32_VMX_CR0_FIXED1 </span><span id="ts_4562" class="t s3_4562">Capability Reporting Register of CR0 Bits </span>
<span id="tt_4562" class="t s3_4562">Fixed to 1 (R/O) </span>
<span id="tu_4562" class="t s3_4562">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tv_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tw_4562" class="t s3_4562">488H </span><span id="tx_4562" class="t s3_4562">1160 </span><span id="ty_4562" class="t s3_4562">IA32_VMX_CR4_FIXED0 </span><span id="tz_4562" class="t s3_4562">Capability Reporting Register of CR4 Bits </span>
<span id="t10_4562" class="t s3_4562">Fixed to 0 (R/O) </span>
<span id="t11_4562" class="t s3_4562">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t12_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t13_4562" class="t s3_4562">489H </span><span id="t14_4562" class="t s3_4562">1161 </span><span id="t15_4562" class="t s3_4562">IA32_VMX_CR4_FIXED1 </span><span id="t16_4562" class="t s3_4562">Capability Reporting Register of CR4 Bits </span>
<span id="t17_4562" class="t s3_4562">Fixed to 1 (R/O) </span>
<span id="t18_4562" class="t s3_4562">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t19_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t1a_4562" class="t s3_4562">48AH </span><span id="t1b_4562" class="t s3_4562">1162 </span><span id="t1c_4562" class="t s3_4562">IA32_VMX_VMCS_ENUM </span><span id="t1d_4562" class="t s3_4562">Capability Reporting Register of VMCS Field </span>
<span id="t1e_4562" class="t s3_4562">Enumeration (R/O) </span>
<span id="t1f_4562" class="t s3_4562">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t1g_4562" class="t s3_4562">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t1h_4562" class="t s3_4562">48BH </span><span id="t1i_4562" class="t s3_4562">1163 </span><span id="t1j_4562" class="t s3_4562">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1k_4562" class="t s3_4562">Capability Reporting Register of Secondary </span>
<span id="t1l_4562" class="t s3_4562">Processor-Based VM-Execution Controls </span>
<span id="t1m_4562" class="t s3_4562">(R/O) </span>
<span id="t1n_4562" class="t s3_4562">See Appendix A.3.3, “Secondary Processor- </span>
<span id="t1o_4562" class="t s3_4562">Based VM-Execution Controls.” </span>
<span id="t1p_4562" class="t s3_4562">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t1q_4562" class="t s3_4562">IA32_VMX_PROCBASED_C </span>
<span id="t1r_4562" class="t s3_4562">TLS[63]) </span>
<span id="t1s_4562" class="t s3_4562">48CH </span><span id="t1t_4562" class="t s3_4562">1164 </span><span id="t1u_4562" class="t s3_4562">IA32_VMX_EPT_VPID_CAP </span><span id="t1v_4562" class="t s3_4562">Capability Reporting Register of EPT and </span>
<span id="t1w_4562" class="t s3_4562">VPID (R/O) </span>
<span id="t1x_4562" class="t s3_4562">See Appendix A.10, “VPID and EPT </span>
<span id="t1y_4562" class="t s3_4562">Capabilities.” </span>
<span id="t1z_4562" class="t s3_4562">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t20_4562" class="t s3_4562">IA32_VMX_PROCBASED_C </span>
<span id="t21_4562" class="t s3_4562">TLS[63] &amp;&amp; ( </span>
<span id="t22_4562" class="t s3_4562">IA32_VMX_PROCBASED_C </span>
<span id="t23_4562" class="t s3_4562">TLS2[33] || </span>
<span id="t24_4562" class="t s3_4562">IA32_VMX_PROCBASED_C </span>
<span id="t25_4562" class="t s3_4562">TLS2[37]) ) </span>
<span id="t26_4562" class="t s3_4562">48DH </span><span id="t27_4562" class="t s3_4562">1165 </span><span id="t28_4562" class="t s3_4562">IA32_VMX_TRUE_PINBASED_CTLS </span><span id="t29_4562" class="t s3_4562">Capability Reporting Register of Pin-Based </span>
<span id="t2a_4562" class="t s3_4562">VM-Execution Flex Controls (R/O) </span>
<span id="t2b_4562" class="t s3_4562">See Appendix A.3.1, “Pin-Based VM- </span>
<span id="t2c_4562" class="t s3_4562">Execution Controls.” </span>
<span id="t2d_4562" class="t s3_4562">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2e_4562" class="t s3_4562">IA32_VMX_BASIC[55] ) </span>
<span id="t2f_4562" class="t s3_4562">48EH </span><span id="t2g_4562" class="t s3_4562">1166 </span><span id="t2h_4562" class="t s3_4562">IA32_VMX_TRUE_PROCBASED_CTLS </span><span id="t2i_4562" class="t s3_4562">Capability Reporting Register of Primary </span>
<span id="t2j_4562" class="t s3_4562">Processor-Based VM-Execution Flex </span>
<span id="t2k_4562" class="t s3_4562">Controls (R/O) </span>
<span id="t2l_4562" class="t s3_4562">See Appendix A.3.2, “Primary Processor- </span>
<span id="t2m_4562" class="t s3_4562">Based VM-Execution Controls.” </span>
<span id="t2n_4562" class="t s3_4562">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2o_4562" class="t s3_4562">IA32_VMX_BASIC[55] ) </span>
<span id="t2p_4562" class="t s3_4562">48FH </span><span id="t2q_4562" class="t s3_4562">1167 </span><span id="t2r_4562" class="t s3_4562">IA32_VMX_TRUE_EXIT_CTLS </span><span id="t2s_4562" class="t s3_4562">Capability Reporting Register of VM-Exit </span>
<span id="t2t_4562" class="t s3_4562">Flex Controls (R/O) </span>
<span id="t2u_4562" class="t s3_4562">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t2v_4562" class="t s3_4562">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2w_4562" class="t s3_4562">IA32_VMX_BASIC[55] ) </span>
<span id="t2x_4562" class="t s4_4562">Table 2-2. </span><span id="t2y_4562" class="t s4_4562">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2z_4562" class="t s5_4562">Register </span>
<span id="t30_4562" class="t s5_4562">Address </span>
<span id="t31_4562" class="t s5_4562">Architectural MSR Name / Bit Fields </span>
<span id="t32_4562" class="t s5_4562">(Former MSR Name) </span><span id="t33_4562" class="t s5_4562">MSR/Bit Description </span><span id="t34_4562" class="t s5_4562">Comment </span>
<span id="t35_4562" class="t s5_4562">Hex </span><span id="t36_4562" class="t s5_4562">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
