{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:27:28 2009 " "Info: Processing started: Sat Jul 04 13:27:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add11.v" { { "Info" "ISGN_ENTITY_NAME" "1 add11 " "Info: Found entity 1: add11" {  } { { "add11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/add11.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sub11.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub11 " "Info: Found entity 1: sub11" {  } { { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecode5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file edecode5.v" { { "Info" "ISGN_ENTITY_NAME" "1 edecode5 " "Info: Found entity 1: edecode5" {  } { { "edecode5.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode5.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file board.v" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Info: Found entity 1: board" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count11.v" { { "Info" "ISGN_ENTITY_NAME" "1 count11 " "Info: Found entity 1: count11" {  } { { "count11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/count11.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/counter.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecode4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file edecode4.v" { { "Info" "ISGN_ENTITY_NAME" "1 edecode4 " "Info: Found entity 1: edecode4" {  } { { "edecode4.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode4.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gt11.v" { { "Info" "ISGN_ENTITY_NAME" "1 gt11 " "Info: Found entity 1: gt11" {  } { { "gt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gt11.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gte11.v" { { "Info" "ISGN_ENTITY_NAME" "1 gte11 " "Info: Found entity 1: gte11" {  } { { "gte11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gte11.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inblock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file inblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 inblock " "Info: Found entity 1: inblock" {  } { { "inblock.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/inblock.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Info: Found entity 1: lpf" {  } { { "lpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lpf.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lt11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt11 " "Info: Found entity 1: lt11" {  } { { "lt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lt11.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/mux1.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg11.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg11.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg11 " "Info: Found entity 1: reg11" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal " "Info: Found entity 1: signal" {  } { { "signal.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slpf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file slpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 slpf " "Info: Found entity 1: slpf" {  } { { "slpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/slpf.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sreg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sreg16 " "Info: Found entity 1: sreg16" {  } { { "sreg16.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sreg16.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sreg24.v" { { "Info" "ISGN_ENTITY_NAME" "1 sreg24 " "Info: Found entity 1: sreg24" {  } { { "sreg24.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sreg24.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NgControlCpld.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NgControlCpld.v" { { "Info" "ISGN_ENTITY_NAME" "1 NgControlCpld " "Info: Found entity 1: NgControlCpld" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(85) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(85): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "slpf.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at slpf.v(40): instance has no name" {  } { { "slpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/slpf.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "slpf.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at slpf.v(41): instance has no name" {  } { { "slpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/slpf.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "slpf.v(42) " "Critical Warning (10846): Verilog HDL Instantiation warning at slpf.v(42): instance has no name" {  } { { "slpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/slpf.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(100) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(100): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(101) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(101): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(103) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(103): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(104) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(104): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "board.v(107) " "Critical Warning (10846): Verilog HDL Instantiation warning at board.v(107): instance has no name" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lpf.v(42) " "Critical Warning (10846): Verilog HDL Instantiation warning at lpf.v(42): instance has no name" {  } { { "lpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lpf.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lpf.v(43) " "Critical Warning (10846): Verilog HDL Instantiation warning at lpf.v(43): instance has no name" {  } { { "lpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lpf.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lpf.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at lpf.v(44): instance has no name" {  } { { "lpf.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lpf.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "NgControlCpld.v(124) " "Critical Warning (10846): Verilog HDL Instantiation warning at NgControlCpld.v(124): instance has no name" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 124 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NgControlCpld " "Info: Elaborating entity \"NgControlCpld\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 NgControlCpld.v(131) " "Warning (10739): Verilog HDL warning at NgControlCpld.v(131): actual bit length 2 differs from formal bit length 1" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 131 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inblock inblock:inblock " "Info: Elaborating entity \"inblock\" for hierarchy \"inblock:inblock\"" {  } { { "NgControlCpld.v" "inblock" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg16 inblock:inblock\|sreg16:SHIFT " "Info: Elaborating entity \"sreg16\" for hierarchy \"inblock:inblock\|sreg16:SHIFT\"" {  } { { "inblock.v" "SHIFT" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/inblock.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "sreg16.v" "lpm_shiftreg_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sreg16.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "sreg16.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sreg16.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sreg16.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sreg16.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edecode4 inblock:inblock\|edecode4:BOARDSEL " "Info: Elaborating entity \"edecode4\" for hierarchy \"inblock:inblock\|edecode4:BOARDSEL\"" {  } { { "inblock.v" "BOARDSEL" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/inblock.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\"" {  } { { "edecode4.v" "lpm_decode_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode4.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\"" {  } { { "edecode4.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode4.v" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "edecode4.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode4.v" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ndf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ndf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ndf " "Info: Found entity 1: decode_ndf" {  } { { "db/decode_ndf.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/decode_ndf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ndf inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated " "Info: Elaborating entity \"decode_ndf\" for hierarchy \"inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:board " "Info: Elaborating entity \"board\" for hierarchy \"board:board\"" {  } { { "NgControlCpld.v" "board" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 board.v(91) " "Warning (10739): Verilog HDL warning at board.v(91): actual bit length 2 differs from formal bit length 1" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 91 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edecode5 board:board\|edecode5:DECODE " "Info: Elaborating entity \"edecode5\" for hierarchy \"board:board\|edecode5:DECODE\"" {  } { { "board.v" "DECODE" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\"" {  } { { "edecode5.v" "lpm_decode_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode5.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\"" {  } { { "edecode5.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode5.v" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "edecode5.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/edecode5.v" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sdf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_sdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sdf " "Info: Found entity 1: decode_sdf" {  } { { "db/decode_sdf.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/decode_sdf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sdf board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\|decode_sdf:auto_generated " "Info: Elaborating entity \"decode_sdf\" for hierarchy \"board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\|decode_sdf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg11 board:board\|reg11:period_reg " "Info: Elaborating entity \"reg11\" for hierarchy \"board:board\|reg11:period_reg\"" {  } { { "board.v" "period_reg" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter board:board\|counter:count " "Info: Elaborating entity \"counter\" for hierarchy \"board:board\|counter:count\"" {  } { { "board.v" "count" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count11 board:board\|counter:count\|count11:count11 " "Info: Elaborating entity \"count11\" for hierarchy \"board:board\|counter:count\|count11:count11\"" {  } { { "counter.v" "count11" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/counter.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component\"" {  } { { "count11.v" "lpm_counter_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/count11.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component\"" {  } { { "count11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/count11.v" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "count11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/count11.v" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_aci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aci " "Info: Found entity 1: cntr_aci" {  } { { "db/cntr_aci.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/cntr_aci.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aci board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component\|cntr_aci:auto_generated " "Info: Elaborating entity \"cntr_aci\" for hierarchy \"board:board\|counter:count\|count11:count11\|lpm_counter:lpm_counter_component\|cntr_aci:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gte11 board:board\|counter:count\|gte11:detect " "Info: Elaborating entity \"gte11\" for hierarchy \"board:board\|counter:count\|gte11:detect\"" {  } { { "counter.v" "detect" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/counter.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component\"" {  } { { "gte11.v" "lpm_compare_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gte11.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component\"" {  } { { "gte11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gte11.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "gte11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gte11.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n8g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n8g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n8g " "Info: Found entity 1: cmpr_n8g" {  } { { "db/cmpr_n8g.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/cmpr_n8g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n8g board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component\|cmpr_n8g:auto_generated " "Info: Elaborating entity \"cmpr_n8g\" for hierarchy \"board:board\|counter:count\|gte11:detect\|lpm_compare:lpm_compare_component\|cmpr_n8g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slpf board:board\|counter:count\|slpf:cleaner " "Info: Elaborating entity \"slpf\" for hierarchy \"board:board\|counter:count\|slpf:cleaner\"" {  } { { "counter.v" "cleaner" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/counter.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub11 board:board\|sub11:comb_13 " "Info: Elaborating entity \"sub11\" for hierarchy \"board:board\|sub11:comb_13\"" {  } { { "board.v" "comb_13" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sub11.v" "lpm_add_sub_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "sub11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/sub11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add11 board:board\|add11:comb_14 " "Info: Elaborating entity \"add11\" for hierarchy \"board:board\|add11:comb_14\"" {  } { { "board.v" "comb_14" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "add11.v" "lpm_add_sub_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/add11.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "add11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/add11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "add11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/add11.v" 62 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\|addcore:adder board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\", which is child of megafunction instantiation \"board:board\|add11:comb_14\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "add11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/add11.v" 62 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal board:board\|signal:AUXSIG " "Info: Elaborating entity \"signal\" for hierarchy \"board:board\|signal:AUXSIG\"" {  } { { "board.v" "AUXSIG" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt11 board:board\|signal:AUXSIG\|gt11:setcomp " "Info: Elaborating entity \"gt11\" for hierarchy \"board:board\|signal:AUXSIG\|gt11:setcomp\"" {  } { { "signal.v" "setcomp" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component\"" {  } { { "gt11.v" "lpm_compare_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gt11.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component\"" {  } { { "gt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gt11.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "gt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/gt11.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_i5g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_i5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_i5g " "Info: Found entity 1: cmpr_i5g" {  } { { "db/cmpr_i5g.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/cmpr_i5g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_i5g board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component\|cmpr_i5g:auto_generated " "Info: Elaborating entity \"cmpr_i5g\" for hierarchy \"board:board\|signal:AUXSIG\|gt11:setcomp\|lpm_compare:lpm_compare_component\|cmpr_i5g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt11 board:board\|signal:AUXSIG\|lt11:retcomp " "Info: Elaborating entity \"lt11\" for hierarchy \"board:board\|signal:AUXSIG\|lt11:retcomp\"" {  } { { "signal.v" "retcomp" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component\"" {  } { { "lt11.v" "lpm_compare_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lt11.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component\"" {  } { { "lt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lt11.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Info: Parameter \"lpm_width\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lt11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/lt11.v" 65 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n5g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n5g " "Info: Found entity 1: cmpr_n5g" {  } { { "db/cmpr_n5g.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/cmpr_n5g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n5g board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component\|cmpr_n5g:auto_generated " "Info: Elaborating entity \"cmpr_n5g\" for hierarchy \"board:board\|signal:AUXSIG\|lt11:retcomp\|lpm_compare:lpm_compare_component\|cmpr_n5g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 board:board\|signal:AUXSIG\|mux1:mux1 " "Info: Elaborating entity \"mux1\" for hierarchy \"board:board\|signal:AUXSIG\|mux1:mux1\"" {  } { { "signal.v" "mux1" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component\"" {  } { { "mux1.v" "lpm_mux_component" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/mux1.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component\"" {  } { { "mux1.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/mux1.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux1.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/mux1.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e9c " "Info: Found entity 1: mux_e9c" {  } { { "db/mux_e9c.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/mux_e9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e9c board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component\|mux_e9c:auto_generated " "Info: Elaborating entity \"mux_e9c\" for hierarchy \"board:board\|signal:AUXSIG\|mux1:mux1\|lpm_mux:lpm_mux_component\|mux_e9c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf board:board\|signal:AUXSIG\|lpf:cleangate " "Info: Elaborating entity \"lpf\" for hierarchy \"board:board\|signal:AUXSIG\|lpf:cleangate\"" {  } { { "signal.v" "cleangate" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "Warning: 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "serialout GND " "Warning (13410): Pin \"serialout\" is stuck at GND" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "diode GND " "Warning (13410): Pin \"diode\" is stuck at GND" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 36 " "Info: 36 registers lost all their fanouts during netlist optimizations. The first 36 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|lpf:cleangate\|comb_6 " "Info: Register \"board:board\|signal:DIODESIG\|lpf:cleangate\|comb_6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|lpf:cleangate\|comb_5 " "Info: Register \"board:board\|signal:DIODESIG\|lpf:cleangate\|comb_5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|lpf:cleangate\|comb_4 " "Info: Register \"board:board\|signal:DIODESIG\|lpf:cleangate\|comb_4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF10 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF9 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF8 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF7 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF6 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF5 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF4 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF3 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF2 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF1 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:setreg\|FF0 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:setreg\|FF0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF10 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF10 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF9 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF9 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF8 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF8 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF7 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF7 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF6 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF6 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF5 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF5 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF4 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF4 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF3 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF3 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF2 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF2 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF1 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF1 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|signal:DIODESIG\|reg11:retreg\|FF0 " "Info: Register \"board:board\|signal:DIODESIG\|reg11:retreg\|FF0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "board:board\|reg11:dead_time_reg\|FF0 " "Info: Register \"board:board\|reg11:dead_time_reg\|FF0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ste " "Warning (15610): No output dependent on input pin \"ste\"" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 85 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio1 " "Warning (15610): No output dependent on input pin \"gpio1\"" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 89 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio2 " "Warning (15610): No output dependent on input pin \"gpio2\"" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 89 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGAEnable " "Warning (15610): No output dependent on input pin \"FPGAEnable\"" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nCurrentFault " "Warning (15610): No output dependent on input pin \"nCurrentFault\"" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Info: Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Info: Implemented 207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:27:50 2009 " "Info: Processing ended: Sat Jul 04 13:27:50 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:27:56 2009 " "Info: Processing started: Sat Jul 04 13:27:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NgControlCpld EPM570T100C4 " "Info: Selected device EPM570T100C4 for design \"NgControlCpld\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C4 " "Info: Device EPM240T100C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mspclk Global clock in PIN 62 " "Info: Automatically promoted signal \"mspclk\" to use Global clock in PIN 62" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio3 " "Warning: Node \"gpio3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register board:board\|reg11:aux_overlap_reg\|FF0 register board:board\|signal:MAINSIG\|reg11:retreg\|FF10 16.644 ns " "Info: Slack time is 16.644 ns between source register \"board:board\|reg11:aux_overlap_reg\|FF0\" and destination register \"board:board\|signal:MAINSIG\|reg11:retreg\|FF10\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.424 ns + Largest register register " "Info: + Largest register to register requirement is 24.424 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG Unassigned 2 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG Unassigned 2 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG Unassigned 4 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG Unassigned 4 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns   " "Info:   Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns   " "Info:   Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.780 ns - Longest register register " "Info: - Longest register to register delay is 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.794 ns) 1.890 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB Unassigned 3 " "Info: 2: + IC(1.096 ns) + CELL(0.794 ns) = 1.890 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.990 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.990 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.090 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB Unassigned 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.090 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.190 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB Unassigned 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.190 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.514 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB Unassigned 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.514 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.516 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 7 COMB Unassigned 3 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.516 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.794 ns) 5.835 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1 8 COMB Unassigned 2 " "Info: 8: + IC(1.525 ns) + CELL(0.794 ns) = 5.835 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.935 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 5.935 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.035 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 6.035 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.135 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 6.135 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 6.459 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.324 ns) = 6.459 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.321 ns) 7.780 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 13 REG Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(1.321 ns) = 7.780 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.159 ns ( 66.31 % ) " "Info: Total cell delay = 5.159 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.621 ns ( 33.69 % ) " "Info: Total interconnect delay = 2.621 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.780 ns register register " "Info: Estimated most critical path is register to register delay of 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG LAB_X4_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y7; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.794 ns) 1.890 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB LAB_X5_Y7 3 " "Info: 2: + IC(1.096 ns) + CELL(0.794 ns) = 1.890 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.990 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB LAB_X5_Y7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.990 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.090 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB LAB_X5_Y7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.090 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.190 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB LAB_X5_Y7 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.190 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.514 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB LAB_X5_Y7 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.514 ns; Loc. = LAB_X5_Y7; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.516 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 7 COMB LAB_X6_Y7 3 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.516 ns; Loc. = LAB_X6_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.794 ns) 5.835 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1 8 COMB LAB_X6_Y6 2 " "Info: 8: + IC(1.525 ns) + CELL(0.794 ns) = 5.835 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.935 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1 9 COMB LAB_X6_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 5.935 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.035 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1 10 COMB LAB_X6_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 6.035 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.135 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1 11 COMB LAB_X6_Y6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 6.135 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 6.459 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 12 COMB LAB_X6_Y6 1 " "Info: 12: + IC(0.000 ns) + CELL(0.324 ns) = 6.459 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.321 ns) 7.780 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 13 REG LAB_X6_Y6 2 " "Info: 13: + IC(0.000 ns) + CELL(1.321 ns) = 7.780 ns; Loc. = LAB_X6_Y6; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.159 ns ( 66.31 % ) " "Info: Total cell delay = 5.159 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.621 ns ( 33.69 % ) " "Info: Total interconnect delay = 2.621 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "serialout GND " "Info: Pin serialout has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { serialout } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "serialout" } } } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 78 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialout } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "diode GND " "Info: Pin diode has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { diode } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "diode" } } } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diode } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:28:05 2009 " "Info: Processing ended: Sat Jul 04 13:28:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:28:10 2009 " "Info: Processing started: Sat Jul 04 13:28:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:28:12 2009 " "Info: Processing ended: Sat Jul 04 13:28:12 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:28:15 2009 " "Info: Processing started: Sat Jul 04 13:28:15 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FSReset " "Info: Assuming node \"FSReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 90 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nVoltFault " "Info: Assuming node \"nVoltFault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nVoltFault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nReg5Fault " "Info: Assuming node \"nReg5Fault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nReg5Fault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nReg15Fault " "Info: Assuming node \"nReg15Fault\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nReg15Fault" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nFPGAReset " "Info: Assuming node \"nFPGAReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 90 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nFPGAReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nMSPReset " "Info: Assuming node \"nMSPReset\" is an undefined clock" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 91 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nMSPReset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "board:board\|latch_reset " "Info: Detected gated clock \"board:board\|latch_reset\" as buffer" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 67 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "board:board\|latch_reset" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideAnd1~0 " "Info: Detected gated clock \"WideAnd1~0\" as buffer" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideAnd1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register board:board\|reg11:aux_overlap_reg\|FF0 register board:board\|signal:MAINSIG\|reg11:retreg\|FF10 16.665 ns " "Info: Slack time is 16.665 ns for clock \"clk\" between source register \"board:board\|reg11:aux_overlap_reg\|FF0\" and destination register \"board:board\|signal:MAINSIG\|reg11:retreg\|FF10\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "119.98 MHz 8.335 ns " "Info: Fmax is 119.98 MHz (period= 8.335 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.424 ns + Largest register register " "Info: + Largest register to register requirement is 24.424 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG LC_X6_Y6_N5 2 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.991 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG LC_X4_Y7_N5 4 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns - " "Info: - Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.759 ns - Longest register register " "Info: - Longest register to register delay is 7.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG LC_X4_Y7_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.794 ns) 1.841 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB LC_X5_Y7_N5 3 " "Info: 2: + IC(1.047 ns) + CELL(0.794 ns) = 1.841 ns; Loc. = LC_X5_Y7_N5; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.941 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB LC_X5_Y7_N6 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.941 ns; Loc. = LC_X5_Y7_N6; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.041 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB LC_X5_Y7_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.041 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.141 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB LC_X5_Y7_N8 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.141 ns; Loc. = LC_X5_Y7_N8; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.465 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB LC_X5_Y7_N9 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.465 ns; Loc. = LC_X5_Y7_N9; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.467 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2 7 COMB LC_X6_Y7_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.467 ns; Loc. = LC_X6_Y7_N4; Fanout = 2; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.775 ns) 6.649 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 8 COMB LC_X6_Y6_N4 1 " "Info: 8: + IC(2.407 ns) + CELL(0.775 ns) = 6.649 ns; Loc. = LC_X6_Y6_N4; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 7.759 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 9 REG LC_X6_Y6_N5 2 " "Info: 9: + IC(0.000 ns) + CELL(1.110 ns) = 7.759 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.305 ns ( 55.48 % ) " "Info: Total cell delay = 4.305 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.454 ns ( 44.52 % ) " "Info: Total interconnect delay = 3.454 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.759 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.759 ns" { board:board|reg11:aux_overlap_reg|FF0 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} board:board|signal:MAINSIG|reg11:retreg|FF9~1 {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.407ns 0.000ns } { 0.000ns 0.794ns 0.100ns 0.100ns 0.100ns 0.324ns 1.002ns 0.775ns 1.110ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_overlap_reg|FF0 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.759 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.759 ns" { board:board|reg11:aux_overlap_reg|FF0 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 {} board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2 {} board:board|signal:MAINSIG|reg11:retreg|FF9~1 {} board:board|signal:MAINSIG|reg11:retreg|FF10 {} } { 0.000ns 1.047ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.407ns 0.000ns } { 0.000ns 0.794ns 0.100ns 0.100ns 0.100ns 0.324ns 1.002ns 0.775ns 1.110ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "mspclk register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 131.895 ns " "Info: Slack time is 131.895 ns for clock \"mspclk\" between source register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]\" and destination register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "267.52 MHz 3.738 ns " "Info: Fmax is 267.52 MHz (period= 3.738 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "135.057 ns + Largest register register " "Info: + Largest register to register requirement is 135.057 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "135.633 ns + " "Info: + Setup relationship between source and destination is 135.633 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 135.633 ns " "Info: + Latch edge is 135.633 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Source clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Shortest register " "Info: + Shortest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 2 REG LC_X7_Y5_N4 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk source 2.882 ns - Longest register " "Info: - Longest clock path from clock \"mspclk\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 2 REG LC_X4_Y7_N1 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X4_Y7_N1; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns - " "Info: - Micro setup delay of destination is 0.271 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.162 ns - Longest register register " "Info: - Longest register to register delay is 3.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\] 1 REG LC_X4_Y7_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.682 ns) + CELL(0.480 ns) 3.162 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\] 2 REG LC_X7_Y5_N4 5 " "Info: 2: + IC(2.682 ns) + CELL(0.480 ns) = 3.162 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 15.18 % ) " "Info: Total cell delay = 0.480 ns ( 15.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.682 ns ( 84.82 % ) " "Info: Total interconnect delay = 2.682 ns ( 84.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 2.682ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.162 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] {} } { 0.000ns 2.682ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "FSReset " "Info: No valid register-to-register data paths exist for clock \"FSReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nVoltFault " "Info: No valid register-to-register data paths exist for clock \"nVoltFault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nReg5Fault " "Info: No valid register-to-register data paths exist for clock \"nReg5Fault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nReg15Fault " "Info: No valid register-to-register data paths exist for clock \"nReg15Fault\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nFPGAReset " "Info: No valid register-to-register data paths exist for clock \"nFPGAReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nMSPReset " "Info: No valid register-to-register data paths exist for clock \"nMSPReset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register board:board\|reg11:aux_length_reg\|FF8 register board:board\|signal:AUXSIG\|reg11:retreg\|FF8 1.125 ns " "Info: Minimum slack time is 1.125 ns for clock \"clk\" between source register \"board:board\|reg11:aux_length_reg\|FF8\" and destination register \"board:board\|signal:AUXSIG\|reg11:retreg\|FF8\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.999 ns + Shortest register register " "Info: + Shortest register to register delay is 0.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_length_reg\|FF8 1 REG LC_X7_Y7_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N6; Fanout = 5; REG Node = 'board:board\|reg11:aux_length_reg\|FF8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.228 ns) 0.999 ns board:board\|signal:AUXSIG\|reg11:retreg\|FF8 2 REG LC_X7_Y7_N5 2 " "Info: 2: + IC(0.771 ns) + CELL(0.228 ns) = 0.999 ns; Loc. = LC_X7_Y7_N5; Fanout = 2; REG Node = 'board:board\|signal:AUXSIG\|reg11:retreg\|FF8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { board:board|reg11:aux_length_reg|FF8 board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 22.82 % ) " "Info: Total cell delay = 0.228 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 77.18 % ) " "Info: Total interconnect delay = 0.771 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { board:board|reg11:aux_length_reg|FF8 board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.999 ns" { board:board|reg11:aux_length_reg|FF8 {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.771ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.126 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.126 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|signal:AUXSIG\|reg11:retreg\|FF8 2 REG LC_X7_Y7_N5 2 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N5; Fanout = 2; REG Node = 'board:board\|signal:AUXSIG\|reg11:retreg\|FF8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:aux_length_reg\|FF8 2 REG LC_X7_Y7_N6 5 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N6; Fanout = 5; REG Node = 'board:board\|reg11:aux_length_reg\|FF8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { board:board|reg11:aux_length_reg|FF8 board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.999 ns" { board:board|reg11:aux_length_reg|FF8 {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.771ns } { 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|signal:AUXSIG|reg11:retreg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|signal:AUXSIG|reg11:retreg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:aux_length_reg|FF8 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:aux_length_reg|FF8 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "mspclk register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] register inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 1.126 ns " "Info: Minimum slack time is 1.126 ns for clock \"mspclk\" between source register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\" and destination register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.000 ns + Shortest register register " "Info: + Shortest register to register delay is 1.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 1 REG LC_X3_Y7_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.228 ns) 1.000 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 2 REG LC_X3_Y7_N6 5 " "Info: 2: + IC(0.772 ns) + CELL(0.228 ns) = 1.000 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 22.80 % ) " "Info: Total cell delay = 0.228 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.772 ns ( 77.20 % ) " "Info: Total interconnect delay = 0.772 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.772ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.126 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.126 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source mspclk 135.633 ns 0.000 ns  50 " "Info: Clock period of Source clock \"mspclk\" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Longest register " "Info: + Longest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\] 2 REG LC_X3_Y7_N6 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk source 2.882 ns - Shortest register " "Info: - Shortest clock path from clock \"mspclk\" to source register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 2 REG LC_X3_Y7_N5 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.772ns } { 0.000ns 0.228ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "board:board\|reg11:period_reg\|FF10 nchpsel clk 8.822 ns register " "Info: tsu for register \"board:board\|reg11:period_reg\|FF10\" (data pin = \"nchpsel\", clock pin = \"clk\") is 8.822 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.542 ns + Longest pin register " "Info: + Longest pin to register delay is 11.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nchpsel 1 PIN PIN_61 18 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_61; Fanout = 18; PIN Node = 'nchpsel'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nchpsel } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.020 ns) + CELL(0.742 ns) 5.682 ns inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\]~2 2 COMB LC_X8_Y7_N3 4 " "Info: 2: + IC(4.020 ns) + CELL(0.742 ns) = 5.682 ns; Loc. = LC_X8_Y7_N3; Fanout = 4; COMB Node = 'inblock:inblock\|edecode4:BOARDSEL\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\]~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 } "NODE_NAME" } } { "db/decode_ndf.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/decode_ndf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 6.460 ns board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\|decode_sdf:auto_generated\|w_anode1w\[3\]~3 3 COMB LC_X8_Y7_N5 2 " "Info: 3: + IC(0.615 ns) + CELL(0.163 ns) = 6.460 ns; Loc. = LC_X8_Y7_N5; Fanout = 2; COMB Node = 'board:board\|edecode5:DECODE\|lpm_decode:lpm_decode_component\|decode_sdf:auto_generated\|w_anode1w\[3\]~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 } "NODE_NAME" } } { "db/decode_sdf.tdf" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/db/decode_sdf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.163 ns) 8.098 ns board:board\|countload 4 COMB LC_X8_Y7_N4 11 " "Info: 4: + IC(1.475 ns) + CELL(0.163 ns) = 8.098 ns; Loc. = LC_X8_Y7_N4; Fanout = 11; COMB Node = 'board:board\|countload'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 board:board|countload } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(1.010 ns) 11.542 ns board:board\|reg11:period_reg\|FF10 5 REG LC_X5_Y5_N2 2 " "Info: 5: + IC(2.434 ns) + CELL(1.010 ns) = 11.542 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board\|reg11:period_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.444 ns" { board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 25.97 % ) " "Info: Total cell delay = 2.998 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.544 ns ( 74.03 % ) " "Info: Total interconnect delay = 8.544 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.542 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.542 ns" { nchpsel {} nchpsel~combout {} inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 {} board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 {} board:board|countload {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 4.020ns 0.615ns 1.475ns 2.434ns } { 0.000ns 0.920ns 0.742ns 0.163ns 0.163ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns clk 1 CLK PIN_14 100 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.746 ns) 2.991 ns board:board\|reg11:period_reg\|FF10 2 REG LC_X5_Y5_N2 2 " "Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board\|reg11:period_reg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 56.54 % ) " "Info: Total cell delay = 1.691 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.300 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.542 ns" { nchpsel inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 board:board|countload board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.542 ns" { nchpsel {} nchpsel~combout {} inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2 {} board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3 {} board:board|countload {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 4.020ns 0.615ns 1.475ns 2.434ns } { 0.000ns 0.920ns 0.742ns 0.163ns 0.163ns 1.010ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk board:board|reg11:period_reg|FF10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk {} clk~combout {} board:board|reg11:period_reg|FF10 {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "nReg5Fault aux board:board\|enable 12.601 ns register " "Info: tco from clock \"nReg5Fault\" to destination pin \"aux\" through register \"board:board\|enable\" is 12.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nReg5Fault source 5.939 ns + Longest register " "Info: + Longest clock path from clock \"nReg5Fault\" to source register is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nReg5Fault 1 CLK PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReg5Fault } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.714 ns) + CELL(0.415 ns) 4.049 ns WideAnd1~0 2 COMB LC_X9_Y6_N4 3 " "Info: 2: + IC(2.714 ns) + CELL(0.415 ns) = 4.049 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; COMB Node = 'WideAnd1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { nReg5Fault WideAnd1~0 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 4.646 ns board:board\|latch_reset 3 COMB LC_X9_Y6_N5 1 " "Info: 3: + IC(0.434 ns) + CELL(0.163 ns) = 4.646 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; COMB Node = 'board:board\|latch_reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { WideAnd1~0 board:board|latch_reset } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.746 ns) 5.939 ns board:board\|enable 4 REG LC_X9_Y6_N6 16 " "Info: 4: + IC(0.547 ns) + CELL(0.746 ns) = 5.939 ns; Loc. = LC_X9_Y6_N6; Fanout = 16; REG Node = 'board:board\|enable'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { board:board|latch_reset board:board|enable } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 37.78 % ) " "Info: Total cell delay = 2.244 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 62.22 % ) " "Info: Total interconnect delay = 3.695 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { nReg5Fault WideAnd1~0 board:board|latch_reset board:board|enable } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} board:board|latch_reset {} board:board|enable {} } { 0.000ns 0.000ns 2.714ns 0.434ns 0.547ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.357 ns + Longest register pin " "Info: + Longest register to pin delay is 6.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|enable 1 REG LC_X9_Y6_N6 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N6; Fanout = 16; REG Node = 'board:board\|enable'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|enable } "NODE_NAME" } } { "board.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/board.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.163 ns) 2.357 ns board:board\|signal:AUXSIG\|sds~0 2 COMB LC_X7_Y4_N9 1 " "Info: 2: + IC(2.194 ns) + CELL(0.163 ns) = 2.357 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; COMB Node = 'board:board\|signal:AUXSIG\|sds~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 } "NODE_NAME" } } { "signal.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/signal.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(1.883 ns) 6.357 ns aux 3 PIN PIN_98 0 " "Info: 3: + IC(2.117 ns) + CELL(1.883 ns) = 6.357 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'aux'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 32.18 % ) " "Info: Total cell delay = 2.046 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 67.82 % ) " "Info: Total interconnect delay = 4.311 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.357 ns" { board:board|enable {} board:board|signal:AUXSIG|sds~0 {} aux {} } { 0.000ns 2.194ns 2.117ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { nReg5Fault WideAnd1~0 board:board|latch_reset board:board|enable } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.939 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} board:board|latch_reset {} board:board|enable {} } { 0.000ns 0.000ns 2.714ns 0.434ns 0.547ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { board:board|enable board:board|signal:AUXSIG|sds~0 aux } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.357 ns" { board:board|enable {} board:board|signal:AUXSIG|sds~0 {} aux {} } { 0.000ns 2.194ns 2.117ns } { 0.000ns 0.163ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "nReg5Fault LED2 7.991 ns Longest " "Info: Longest tpd from source pin \"nReg5Fault\" to destination pin \"LED2\" is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns nReg5Fault 1 CLK PIN_100 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nReg5Fault } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.714 ns) + CELL(0.415 ns) 4.049 ns WideAnd1~0 2 COMB LC_X9_Y6_N4 3 " "Info: 2: + IC(2.714 ns) + CELL(0.415 ns) = 4.049 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; COMB Node = 'WideAnd1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { nReg5Fault WideAnd1~0 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(1.883 ns) 7.991 ns LED2 3 PIN PIN_30 0 " "Info: 3: + IC(2.059 ns) + CELL(1.883 ns) = 7.991 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'LED2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { WideAnd1~0 LED2 } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 40.27 % ) " "Info: Total cell delay = 3.218 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.773 ns ( 59.73 % ) " "Info: Total interconnect delay = 4.773 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { nReg5Fault WideAnd1~0 LED2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { nReg5Fault {} nReg5Fault~combout {} WideAnd1~0 {} LED2 {} } { 0.000ns 0.000ns 2.714ns 2.059ns } { 0.000ns 0.920ns 0.415ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] serialin mspclk -2.231 ns register " "Info: th for register \"inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"serialin\", clock pin = \"mspclk\") is -2.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mspclk destination 2.882 ns + Longest register " "Info: + Longest clock path from clock \"mspclk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns mspclk 1 CLK PIN_62 16 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mspclk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.746 ns) 2.882 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LC_X6_Y5_N9 5 " "Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 58.67 % ) " "Info: Total cell delay = 1.691 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.191 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.191 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.292 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns serialin 1 PIN PIN_66 1 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_66; Fanout = 1; PIN Node = 'serialin'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialin } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.892 ns) + CELL(0.480 ns) 5.292 ns inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LC_X6_Y5_N9 5 " "Info: 2: + IC(3.892 ns) + CELL(0.480 ns) = 5.292 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock\|sreg16:SHIFT\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 26.46 % ) " "Info: Total cell delay = 1.400 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.892 ns ( 73.54 % ) " "Info: Total interconnect delay = 3.892 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { serialin {} serialin~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.892ns } { 0.000ns 0.920ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { mspclk inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { mspclk {} mspclk~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 1.191ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { serialin inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { serialin {} serialin~combout {} inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 3.892ns } { 0.000ns 0.920ns 0.480ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:28:17 2009 " "Info: Processing ended: Sat Jul 04 13:28:17 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
