<profile>

<section name = "Vivado HLS Report for 'tri_intersect'" level="0">
<item name = "Date">Mon May 09 00:02:45 2016
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">triangle_intersect</item>
<item name = "Solution">tri_intersect</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">5.00, 4.35, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">121, 121, 122, 122, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WORK">84, 84, 84, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 49</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 127, 12965, 19553</column>
<column name="Memory">32, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 681</column>
<column name="Register">-, -, 3947, 2374</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">11, 57, 15, 42</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U15">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U16">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U17">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U18">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U19">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U20">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U21">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U22">tri_intersect_fadd_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fdiv_32ns_32ns_32_30_U50">tri_intersect_fdiv_32ns_32ns_32_30, 0, 0, 1436, 1026</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U23">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U24">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U25">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U26">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U27">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U28">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U29">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U30">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U31">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U32">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U33">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U34">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U35">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U36">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U37">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U38">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U39">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U40">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U41">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U42">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U43">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U44">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U45">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U46">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U47">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U48">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U49">tri_intersect_fmul_32ns_32ns_32_5_max_dsp, 0, 3, 151, 325</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U0">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U1">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U2">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U3">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U4">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U5">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U6">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U7">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U8">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U9">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U10">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U11">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U12">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U13">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
<column name="tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U14">tri_intersect_fsub_32ns_32ns_32_9_full_dsp, 0, 2, 324, 424</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_array_U">tri_intersect_data_array, 32, 0, 0, 2, 576, 1, 1152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_797_p2">+, 0, 0, 2, 2, 1</column>
<column name="exitcond2_fu_791_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="tmp_61_neg_i_fu_1022_p2">xor, 0, 0, 45, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">66, 39, 1, 39</column>
<column name="ap_reg_ppiten_pp0_it83">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_outs_TREADY">1, 2, 1, 2</column>
<column name="data_array_address0">1, 4, 1, 4</column>
<column name="data_array_address1">1, 4, 1, 4</column>
<column name="data_array_d0">576, 3, 576, 1728</column>
<column name="i1_reg_238">2, 2, 2, 4</column>
<column name="outs_TDATA">32, 7, 32, 224</column>
<column name="outs_TLAST">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_reg_1296">32, 0, 32, 0</column>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="ap_reg_ioackin_outs_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it19">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it20">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it21">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it22">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it23">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it24">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it25">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it26">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it27">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it28">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it29">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it30">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it31">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it32">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it33">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it34">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it35">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it36">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it37">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it38">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it39">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it40">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it41">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it42">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it43">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it44">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it45">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it46">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it47">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it48">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it49">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it50">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it51">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it52">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it53">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it54">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it55">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it56">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it57">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it58">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it59">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it60">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it61">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it62">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it63">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it64">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it65">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it66">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it67">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it68">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it69">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it70">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it71">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it72">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it73">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it74">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it75">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it76">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it77">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it78">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it79">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it80">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it81">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it82">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it83">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="b_reg_1303">32, 0, 32, 0</column>
<column name="beta_addr_1174175_part_set_reg_1593">576, 0, 576, 0</column>
<column name="c_reg_1310">32, 0, 32, 0</column>
<column name="d_reg_1317">32, 0, 32, 0</column>
<column name="data_array_addr_1_reg_1100">0, 0, 1, 1</column>
<column name="data_array_addr_2_reg_1144">1, 0, 1, 0</column>
<column name="data_array_addr_reg_1095">0, 0, 1, 1</column>
<column name="data_array_load_2_reg_1150">576, 0, 576, 0</column>
<column name="e_reg_1324">32, 0, 32, 0</column>
<column name="exitcond2_reg_1135">1, 0, 1, 0</column>
<column name="f_reg_1331">32, 0, 32, 0</column>
<column name="g_reg_1359">32, 0, 32, 0</column>
<column name="h_reg_1366">32, 0, 32, 0</column>
<column name="i1_reg_238">2, 0, 2, 0</column>
<column name="i_1_reg_1373">32, 0, 32, 0</column>
<column name="im_reg_1576">32, 0, 32, 0</column>
<column name="ins_dest_V_val_reg_1130">1, 0, 1, 0</column>
<column name="ins_id_V_val_reg_1125">1, 0, 1, 0</column>
<column name="ins_keep_V_val_reg_1105">4, 0, 4, 0</column>
<column name="ins_last_V_val_reg_1120">1, 0, 1, 0</column>
<column name="ins_strb_V_val_reg_1110">4, 0, 4, 0</column>
<column name="ins_user_V_val_reg_1115">1, 0, 1, 0</column>
<column name="j_reg_1338">32, 0, 32, 0</column>
<column name="k_reg_1345">32, 0, 32, 0</column>
<column name="l_reg_1352">32, 0, 32, 0</column>
<column name="m_reg_1556">32, 0, 32, 0</column>
<column name="rdx_assign_new_reg_1200">32, 0, 32, 0</column>
<column name="rdy_assign_new_reg_1205">32, 0, 32, 0</column>
<column name="rdz_assign_new_reg_1210">32, 0, 32, 0</column>
<column name="reg_489">32, 0, 32, 0</column>
<column name="reg_493">32, 0, 32, 0</column>
<column name="reg_497">32, 0, 32, 0</column>
<column name="reg_501">32, 0, 32, 0</column>
<column name="reg_505">32, 0, 32, 0</column>
<column name="reg_509">32, 0, 32, 0</column>
<column name="reg_513">32, 0, 32, 0</column>
<column name="reg_517">32, 0, 32, 0</column>
<column name="reg_521">32, 0, 32, 0</column>
<column name="reg_525">32, 0, 32, 0</column>
<column name="reg_529">32, 0, 32, 0</column>
<column name="reg_533">32, 0, 32, 0</column>
<column name="reg_537">32, 0, 32, 0</column>
<column name="reg_541">32, 0, 32, 0</column>
<column name="reg_545">32, 0, 32, 0</column>
<column name="reg_549">32, 0, 32, 0</column>
<column name="rex_assign_new_reg_1215">32, 0, 32, 0</column>
<column name="rey_assign_new_reg_1220">32, 0, 32, 0</column>
<column name="rez_assign_new_reg_1225">32, 0, 32, 0</column>
<column name="tmp_10_i_reg_1504">32, 0, 32, 0</column>
<column name="tmp_11_i_reg_1521">32, 0, 32, 0</column>
<column name="tmp_12_i_reg_1400">32, 0, 32, 0</column>
<column name="tmp_13_i_reg_1405">32, 0, 32, 0</column>
<column name="tmp_14_i_reg_1442">32, 0, 32, 0</column>
<column name="tmp_15_i_reg_1474">32, 0, 32, 0</column>
<column name="tmp_16_i_reg_1410">32, 0, 32, 0</column>
<column name="tmp_17_i_reg_1415">32, 0, 32, 0</column>
<column name="tmp_18_i_reg_1448">32, 0, 32, 0</column>
<column name="tmp_19_i_reg_1479">32, 0, 32, 0</column>
<column name="tmp_1_i_reg_1420">32, 0, 32, 0</column>
<column name="tmp_20_i_reg_1526">32, 0, 32, 0</column>
<column name="tmp_21_i_reg_1454">32, 0, 32, 0</column>
<column name="tmp_22_i_reg_1459">32, 0, 32, 0</column>
<column name="tmp_23_i_reg_1510">32, 0, 32, 0</column>
<column name="tmp_24_i_reg_1531">32, 0, 32, 0</column>
<column name="tmp_25_i_reg_1561">32, 0, 32, 0</column>
<column name="tmp_27_i_reg_1484">32, 0, 32, 0</column>
<column name="tmp_28_i_reg_1489">32, 0, 32, 0</column>
<column name="tmp_29_i_reg_1536">32, 0, 32, 0</column>
<column name="tmp_2_i_reg_1464">32, 0, 32, 0</column>
<column name="tmp_30_i_reg_1541">32, 0, 32, 0</column>
<column name="tmp_31_i_reg_1566">32, 0, 32, 0</column>
<column name="tmp_32_i_reg_1494">32, 0, 32, 0</column>
<column name="tmp_33_i_reg_1499">32, 0, 32, 0</column>
<column name="tmp_34_i_reg_1546">32, 0, 32, 0</column>
<column name="tmp_35_i_reg_1551">32, 0, 32, 0</column>
<column name="tmp_36_i_reg_1571">32, 0, 32, 0</column>
<column name="tmp_3_i_reg_1390">32, 0, 32, 0</column>
<column name="tmp_3_reg_1155">32, 0, 32, 0</column>
<column name="tmp_4_i_reg_1395">32, 0, 32, 0</column>
<column name="tmp_5_i_reg_1426">32, 0, 32, 0</column>
<column name="tmp_61_neg_i_reg_1583">32, 0, 32, 0</column>
<column name="tmp_6_i_reg_1469">32, 0, 32, 0</column>
<column name="tmp_7_i_reg_1516">32, 0, 32, 0</column>
<column name="tmp_8_i_reg_1432">32, 0, 32, 0</column>
<column name="tmp_9_i_reg_1437">32, 0, 32, 0</column>
<column name="tmp_i_41_reg_1385">32, 0, 32, 0</column>
<column name="tmp_i_reg_1380">32, 0, 32, 0</column>
<column name="v0y_assign_new_reg_1160">32, 0, 32, 0</column>
<column name="v0z_assign_new_reg_1165">32, 0, 32, 0</column>
<column name="v1x_assign_new_reg_1170">32, 0, 32, 0</column>
<column name="v1y_assign_new_reg_1175">32, 0, 32, 0</column>
<column name="v1z_assign_new_reg_1180">32, 0, 32, 0</column>
<column name="v2x_assign_new_reg_1185">32, 0, 32, 0</column>
<column name="v2y_assign_new_reg_1190">32, 0, 32, 0</column>
<column name="v2z_assign_new_reg_1195">32, 0, 32, 0</column>
<column name="a_reg_1296">0, 32, 32, 0</column>
<column name="b_reg_1303">0, 32, 32, 0</column>
<column name="c_reg_1310">0, 32, 32, 0</column>
<column name="d_reg_1317">0, 32, 32, 0</column>
<column name="data_array_addr_2_reg_1144">0, 3, 1, 0</column>
<column name="data_array_load_2_reg_1150">0, 1728, 576, 0</column>
<column name="e_reg_1324">0, 32, 32, 0</column>
<column name="exitcond2_reg_1135">0, 3, 1, 0</column>
<column name="f_reg_1331">0, 32, 32, 0</column>
<column name="g_reg_1359">0, 32, 32, 0</column>
<column name="h_reg_1366">0, 32, 32, 0</column>
<column name="i_1_reg_1373">0, 32, 32, 0</column>
<column name="j_reg_1338">0, 32, 32, 0</column>
<column name="k_reg_1345">0, 32, 32, 0</column>
<column name="l_reg_1352">0, 32, 32, 0</column>
<column name="rdx_assign_new_reg_1200">0, 32, 32, 0</column>
<column name="rdy_assign_new_reg_1205">0, 32, 32, 0</column>
<column name="rdz_assign_new_reg_1210">0, 32, 32, 0</column>
<column name="tmp_25_i_reg_1561">0, 32, 32, 0</column>
<column name="tmp_31_i_reg_1566">0, 64, 32, 0</column>
<column name="tmp_36_i_reg_1571">0, 64, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, tri_intersect, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, tri_intersect, return value</column>
<column name="ins_TDATA">in, 32, axis, ins_data, pointer</column>
<column name="ins_TVALID">in, 1, axis, ins_data, pointer</column>
<column name="ins_TREADY">out, 1, axis, ins_dest_V, pointer</column>
<column name="ins_TDEST">in, 1, axis, ins_dest_V, pointer</column>
<column name="ins_TKEEP">in, 4, axis, ins_keep_V, pointer</column>
<column name="ins_TSTRB">in, 4, axis, ins_strb_V, pointer</column>
<column name="ins_TUSER">in, 1, axis, ins_user_V, pointer</column>
<column name="ins_TLAST">in, 1, axis, ins_last_V, pointer</column>
<column name="ins_TID">in, 1, axis, ins_id_V, pointer</column>
<column name="outs_TDATA">out, 32, axis, outs_data, pointer</column>
<column name="outs_TVALID">out, 1, axis, outs_dest_V, pointer</column>
<column name="outs_TREADY">in, 1, axis, outs_dest_V, pointer</column>
<column name="outs_TDEST">out, 1, axis, outs_dest_V, pointer</column>
<column name="outs_TKEEP">out, 4, axis, outs_keep_V, pointer</column>
<column name="outs_TSTRB">out, 4, axis, outs_strb_V, pointer</column>
<column name="outs_TUSER">out, 1, axis, outs_user_V, pointer</column>
<column name="outs_TLAST">out, 1, axis, outs_last_V, pointer</column>
<column name="outs_TID">out, 1, axis, outs_id_V, pointer</column>
</table>
</item>
</section>
</profile>
