sim	param_estimate	lower	upper
extant_misspec_numloc_sim2	0.002889803	0.001954996	0.003880936
extant_misspec_numloc_sim11	0.003063147	0.002627861	0.003557325
extant_misspec_numloc_sim13	0.004596956	0.003979019	0.004999917
extant_misspec_numloc_sim18	0.0009966025	0.0007453223	0.001271887
extant_misspec_numloc_sim19	0.001053955	0.0006166754	0.001512337
extant_misspec_numloc_sim23	0.004370058	0.003370783	0.004999784
extant_misspec_numloc_sim24	0.001210812	0.0009737186	0.001474712
extant_misspec_numloc_sim26	0.0002991095	0.0002189788	0.0003862636
extant_misspec_numloc_sim34	0.0009472413	0.0008096727	0.001096898
extant_misspec_numloc_sim35	0.00240146	0.001325539	0.00382889
extant_misspec_numloc_sim36	0.004434265	0.003742548	0.004998061
extant_misspec_numloc_sim37	0.00396207	0.002590032	0.004999453
extant_misspec_numloc_sim38	0.003597686	0.002999	0.00421312
extant_misspec_numloc_sim41	0.00267075	0.002229041	0.0031385
extant_misspec_numloc_sim44	0.003389796	0.002195974	0.004758356
extant_misspec_numloc_sim46	0.001500765	0.000759541	0.002310539
extant_misspec_numloc_sim56	0.004588169	0.004073707	0.004999927
extant_misspec_numloc_sim58	0.001707125	0.0008473972	0.00293565
extant_misspec_numloc_sim59	0.004045824	0.003270538	0.00491003
extant_misspec_numloc_sim61	0.001475818	0.0006378979	0.002349317
extant_misspec_numloc_sim62	0.004340235	0.00342904	0.004999116
extant_misspec_numloc_sim65	0.003744821	0.002245491	0.004997762
extant_misspec_numloc_sim69	0.001980123	0.00123604	0.002776693
extant_misspec_numloc_sim72	0.002960728	0.001677504	0.004415423
extant_misspec_numloc_sim73	0.002652409	0.002238023	0.003040486
extant_misspec_numloc_sim76	0.0003742977	0.0002558223	0.0005137227
extant_misspec_numloc_sim79	0.0006420992	0.000364522	0.0009180201
extant_misspec_numloc_sim80	0.003619428	0.002098895	0.004992189
extant_misspec_numloc_sim83	0.003103293	0.001805559	0.004701417
extant_misspec_numloc_sim86	0.002642739	0.001930567	0.003482726
extant_misspec_numloc_sim87	0.002284746	0.001924874	0.002678062
extant_misspec_numloc_sim94	0.000818719	0.0006072053	0.00103677
extant_misspec_numloc_sim96	0.002452354	0.001200514	0.003749333
extant_misspec_numloc_sim100	0.0008631929	0.0005227833	0.001258583
extant_misspec_numloc_sim106	0.00168867	0.0006556321	0.00272205
extant_misspec_numloc_sim114	0.001438079	0.0009386136	0.002000274
extant_misspec_numloc_sim118	0.0005964028	0.0004926396	0.0007026668
extant_misspec_numloc_sim119	0.002828581	0.00210964	0.003579704
extant_misspec_numloc_sim122	0.001825898	0.0008544074	0.003013525
extant_misspec_numloc_sim123	0.004446141	0.003594312	0.004999711
extant_misspec_numloc_sim124	0.002991238	0.002539316	0.003468851
extant_misspec_numloc_sim127	0.001900682	0.0008247643	0.003216798
extant_misspec_numloc_sim129	0.004208858	0.003174695	0.004999845
extant_misspec_numloc_sim130	0.001013043	0.0004801363	0.001624316
extant_misspec_numloc_sim135	0.001629596	0.001154579	0.002167329
extant_misspec_numloc_sim144	0.0002152778	0.0001560866	0.0002771846
extant_misspec_numloc_sim146	0.003089188	0.001953088	0.004369907
extant_misspec_numloc_sim148	0.003058207	0.002550611	0.003538845
extant_misspec_numloc_sim157	0.004787933	0.004412638	0.00499971
extant_misspec_numloc_sim161	0.004103746	0.002833068	0.00499992
extant_misspec_numloc_sim162	0.00265116	0.001647535	0.00384144
extant_misspec_numloc_sim164	0.0009380466	0.0006480302	0.001257204
extant_misspec_numloc_sim168	0.004047019	0.003286732	0.004812003
extant_misspec_numloc_sim172	0.004041836	0.003413735	0.004652538
extant_misspec_numloc_sim176	0.004433845	0.003892551	0.004999864
extant_misspec_numloc_sim178	0.002052587	0.00141554	0.002745818
extant_misspec_numloc_sim184	0.002867962	0.00243147	0.003344932
extant_misspec_numloc_sim185	0.001330693	0.0009253083	0.001733502
extant_misspec_numloc_sim186	0.001518799	0.0006635943	0.002403627
extant_misspec_numloc_sim193	0.003127891	0.002103834	0.004406229
extant_misspec_numloc_sim196	0.001501874	0.001115004	0.001855236
extant_misspec_numloc_sim201	0.004232291	0.0034108	0.00499747
extant_misspec_numloc_sim203	0.003102997	0.001706288	0.004794506
extant_misspec_numloc_sim205	0.003217181	0.002754959	0.003721226
extant_misspec_numloc_sim209	0.003040677	0.00256746	0.003474092
extant_misspec_numloc_sim210	0.003753213	0.002922131	0.004751949
extant_misspec_numloc_sim213	0.0004991337	0.0004163863	0.0005909419
extant_misspec_numloc_sim214	0.004333471	0.003758556	0.004968969
extant_misspec_numloc_sim216	0.004153954	0.003544553	0.00483512
extant_misspec_numloc_sim223	0.001119099	0.0006810724	0.001595591
extant_misspec_numloc_sim225	0.002899896	0.00217185	0.003665218
extant_misspec_numloc_sim226	0.002022078	0.001734291	0.002335707
extant_misspec_numloc_sim227	0.001347071	0.0005362335	0.002275858
extant_misspec_numloc_sim231	0.004486086	0.003948937	0.004992011
extant_misspec_numloc_sim240	0.003547023	0.001994318	0.004981975
extant_misspec_numloc_sim242	0.00174295	0.0007408039	0.002746223
extant_misspec_numloc_sim245	0.003821652	0.003147824	0.004507801
extant_misspec_numloc_sim252	0.003356012	0.00203814	0.004902029
extant_misspec_numloc_sim253	0.003331727	0.002159205	0.004630051
extant_misspec_numloc_sim258	0.003430298	0.002916725	0.003960391
extant_misspec_numloc_sim260	0.002778865	0.001527096	0.004207311
extant_misspec_numloc_sim261	0.002424913	0.00209094	0.002829981
extant_misspec_numloc_sim271	0.001128493	0.0006099304	0.001755436
extant_misspec_numloc_sim272	0.00426254	0.003407314	0.004995066
extant_misspec_numloc_sim279	0.004785515	0.004420476	0.004999766
extant_misspec_numloc_sim282	0.002883734	0.001416036	0.004303032
extant_misspec_numloc_sim286	0.001571287	0.001339121	0.001805679
extant_misspec_numloc_sim287	0.004071531	0.003143187	0.004999719
extant_misspec_numloc_sim289	0.000187358	0.0001077517	0.0002630872
extant_misspec_numloc_sim290	0.003605479	0.002303297	0.004997601
extant_misspec_numloc_sim291	0.003134067	0.001706038	0.004969927
extant_misspec_numloc_sim293	0.001794092	0.001386383	0.002148288
extant_misspec_numloc_sim300	0.004075797	0.003212985	0.004998038
extant_misspec_numloc_sim310	0.001440059	0.001100856	0.001754307
extant_misspec_numloc_sim311	0.001234727	0.0007770885	0.001732002
extant_misspec_numloc_sim318	0.004181612	0.003446442	0.004997916
extant_misspec_numloc_sim319	0.002045476	0.0017427	0.002373906
extant_misspec_numloc_sim320	0.004016629	0.0027118	0.004999403
extant_misspec_numloc_sim321	0.004276319	0.003522807	0.00499951
extant_misspec_numloc_sim328	0.00379959	0.003183355	0.004406694
extant_misspec_numloc_sim333	0.0009738415	0.0006084813	0.001370582
extant_misspec_numloc_sim335	0.003902766	0.002833726	0.004999166
extant_misspec_numloc_sim340	0.002202618	0.001755146	0.002609741
extant_misspec_numloc_sim341	0.003513223	0.002949071	0.004078291
extant_misspec_numloc_sim343	0.002780884	0.001878218	0.003782999
extant_misspec_numloc_sim348	0.002373298	0.00137011	0.003566911
extant_misspec_numloc_sim353	0.004741259	0.00433694	0.004999314
extant_misspec_numloc_sim357	0.004210597	0.003347421	0.004997465
extant_misspec_numloc_sim358	0.003372515	0.002101535	0.004710659
extant_misspec_numloc_sim365	0.0005699134	0.0004425346	0.0007124149
extant_misspec_numloc_sim366	0.00147948	0.00100158	0.002040271
extant_misspec_numloc_sim368	0.001938727	0.00137237	0.002572063
extant_misspec_numloc_sim375	0.001848862	0.001171376	0.002617104
extant_misspec_numloc_sim376	0.003215467	0.002149503	0.00432756
extant_misspec_numloc_sim380	0.004522949	0.003861949	0.004996918
extant_misspec_numloc_sim381	0.003585648	0.00235235	0.004984784
extant_misspec_numloc_sim383	0.003869429	0.003264555	0.004559309
extant_misspec_numloc_sim387	0.004114696	0.00312587	0.004998674
extant_misspec_numloc_sim390	0.003754732	0.003172054	0.004370248
