<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: stm32_otg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structstm32__otg__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">stm32_otg_t Struct Reference<div class="ingroups"><a class="el" href="group___i_o.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html">Normal Drivers</a> &raquo; <a class="el" href="group___u_s_b.html">USB Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>USB registers memory map.  
 <a href="structstm32__otg__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for stm32_otg_t:</div>
<div class="dyncontent">
<div class="center"><img src="structstm32__otg__t__coll__graph.png" border="0" usemap="#stm32__otg__t_coll__map" alt="Collaboration graph"/></div>
<map name="stm32__otg__t_coll__map" id="stm32__otg__t_coll__map">
<area shape="rect" id="node2" href="structstm32__otg__out__ep__t.html" title="Device output endpoint registers group. " alt="" coords="5,5,125,159"/>
<area shape="rect" id="node3" href="structstm32__otg__in__ep__t.html" title="Device input endpoint registers group. " alt="" coords="150,5,263,159"/>
<area shape="rect" id="node4" href="structstm32__otg__host__chn__t.html" title="Host channel registers group. " alt="" coords="288,5,419,159"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af9d351dd448f8a18550337ddbae00c78"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#af9d351dd448f8a18550337ddbae00c78">GOTGCTL</a></td></tr>
<tr class="memdesc:af9d351dd448f8a18550337ddbae00c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG control and status register.  <a href="#af9d351dd448f8a18550337ddbae00c78">More...</a><br /></td></tr>
<tr class="separator:af9d351dd448f8a18550337ddbae00c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a8cbaceb4f820740e7157cd9f0c941e1e">GOTGINT</a></td></tr>
<tr class="memdesc:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTG interrupt register.  <a href="#a8cbaceb4f820740e7157cd9f0c941e1e">More...</a><br /></td></tr>
<tr class="separator:a8cbaceb4f820740e7157cd9f0c941e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ace6b8f0fc465e1240ce5580cbfd8146d">GAHBCFG</a></td></tr>
<tr class="memdesc:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB configuration register.  <a href="#ace6b8f0fc465e1240ce5580cbfd8146d">More...</a><br /></td></tr>
<tr class="separator:ace6b8f0fc465e1240ce5580cbfd8146d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83fd4716b17dab43a73350c062647f27"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a83fd4716b17dab43a73350c062647f27">GUSBCFG</a></td></tr>
<tr class="memdesc:a83fd4716b17dab43a73350c062647f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB configuration register.  <a href="#a83fd4716b17dab43a73350c062647f27">More...</a><br /></td></tr>
<tr class="separator:a83fd4716b17dab43a73350c062647f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea907a5347af44f32b86c7fc3a147cdf"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aea907a5347af44f32b86c7fc3a147cdf">GRSTCTL</a></td></tr>
<tr class="memdesc:aea907a5347af44f32b86c7fc3a147cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset register size.  <a href="#aea907a5347af44f32b86c7fc3a147cdf">More...</a><br /></td></tr>
<tr class="separator:aea907a5347af44f32b86c7fc3a147cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6b29a4f0cafdb5f3cb74efff46fa03fa">GINTSTS</a></td></tr>
<tr class="memdesc:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt register.  <a href="#a6b29a4f0cafdb5f3cb74efff46fa03fa">More...</a><br /></td></tr>
<tr class="separator:a6b29a4f0cafdb5f3cb74efff46fa03fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ad1d8d6f04d93fb4100395112e4ac3bf7">GINTMSK</a></td></tr>
<tr class="memdesc:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register.  <a href="#ad1d8d6f04d93fb4100395112e4ac3bf7">More...</a><br /></td></tr>
<tr class="separator:ad1d8d6f04d93fb4100395112e4ac3bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ad7c1e24a2bdeb91bf04bf0626d2c7f14">GRXSTSR</a></td></tr>
<tr class="memdesc:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive status debug read register.  <a href="#ad7c1e24a2bdeb91bf04bf0626d2c7f14">More...</a><br /></td></tr>
<tr class="separator:ad7c1e24a2bdeb91bf04bf0626d2c7f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245f7a59934409562f436bc54309ae3"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a8245f7a59934409562f436bc54309ae3">GRXSTSP</a></td></tr>
<tr class="memdesc:a8245f7a59934409562f436bc54309ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive status read/pop register.  <a href="#a8245f7a59934409562f436bc54309ae3">More...</a><br /></td></tr>
<tr class="separator:a8245f7a59934409562f436bc54309ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1be6f47260ec15dc730e92d989170f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aed1be6f47260ec15dc730e92d989170f">GRXFSIZ</a></td></tr>
<tr class="memdesc:aed1be6f47260ec15dc730e92d989170f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO size register.  <a href="#aed1be6f47260ec15dc730e92d989170f">More...</a><br /></td></tr>
<tr class="separator:aed1be6f47260ec15dc730e92d989170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ab9a86ca0647bf9d5f77e99edbc9300aa">DIEPTXF0</a></td></tr>
<tr class="memdesc:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Endpoint 0 transmit FIFO size register.  <a href="#ab9a86ca0647bf9d5f77e99edbc9300aa">More...</a><br /></td></tr>
<tr class="separator:ab9a86ca0647bf9d5f77e99edbc9300aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245d569caf9cc76ef6af4a458ad071c"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a1245d569caf9cc76ef6af4a458ad071c">HNPTXSTS</a></td></tr>
<tr class="memdesc:a1245d569caf9cc76ef6af4a458ad071c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-periodic transmit FIFO/queue status register.  <a href="#a1245d569caf9cc76ef6af4a458ad071c">More...</a><br /></td></tr>
<tr class="separator:a1245d569caf9cc76ef6af4a458ad071c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c500df10b61985ce426381923a774f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#af7c500df10b61985ce426381923a774f">GCCFG</a></td></tr>
<tr class="memdesc:af7c500df10b61985ce426381923a774f"><td class="mdescLeft">&#160;</td><td class="mdescRight">General core configuration.  <a href="#af7c500df10b61985ce426381923a774f">More...</a><br /></td></tr>
<tr class="separator:af7c500df10b61985ce426381923a774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb8db025195045b6581efdbc8e07aa8"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a3bb8db025195045b6581efdbc8e07aa8">CID</a></td></tr>
<tr class="memdesc:a3bb8db025195045b6581efdbc8e07aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core ID register.  <a href="#a3bb8db025195045b6581efdbc8e07aa8">More...</a><br /></td></tr>
<tr class="separator:a3bb8db025195045b6581efdbc8e07aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d7f530f396f12a5651847586791c54"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a88d7f530f396f12a5651847586791c54">HPTXFSIZ</a></td></tr>
<tr class="memdesc:a88d7f530f396f12a5651847586791c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host periodic transmit FIFO size register.  <a href="#a88d7f530f396f12a5651847586791c54">More...</a><br /></td></tr>
<tr class="separator:a88d7f530f396f12a5651847586791c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6488b1c6712f18f09c6148583e5afa8b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6488b1c6712f18f09c6148583e5afa8b">DIEPTXF</a> [15]</td></tr>
<tr class="memdesc:a6488b1c6712f18f09c6148583e5afa8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint transmit FIFO size registers.  <a href="#a6488b1c6712f18f09c6148583e5afa8b">More...</a><br /></td></tr>
<tr class="separator:a6488b1c6712f18f09c6148583e5afa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">HCFG</a></td></tr>
<tr class="memdesc:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host configuration register.  <a href="#a5d7b5a8cf933cbbcad8c86dee3e7cfb9">More...</a><br /></td></tr>
<tr class="separator:a5d7b5a8cf933cbbcad8c86dee3e7cfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b614b358c7fa534b88e6360b05532ee"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5b614b358c7fa534b88e6360b05532ee">HFIR</a></td></tr>
<tr class="memdesc:a5b614b358c7fa534b88e6360b05532ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host frame interval register.  <a href="#a5b614b358c7fa534b88e6360b05532ee">More...</a><br /></td></tr>
<tr class="separator:a5b614b358c7fa534b88e6360b05532ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6149a7a2da7c61572a90e481f8484128"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6149a7a2da7c61572a90e481f8484128">HFNUM</a></td></tr>
<tr class="memdesc:a6149a7a2da7c61572a90e481f8484128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host frame number/frame time Remaining register.  <a href="#a6149a7a2da7c61572a90e481f8484128">More...</a><br /></td></tr>
<tr class="separator:a6149a7a2da7c61572a90e481f8484128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5affac48c6ba794e4a579db83bf9ce"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#adc5affac48c6ba794e4a579db83bf9ce">HPTXSTS</a></td></tr>
<tr class="memdesc:adc5affac48c6ba794e4a579db83bf9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host periodic transmit FIFO/queue status register.  <a href="#adc5affac48c6ba794e4a579db83bf9ce">More...</a><br /></td></tr>
<tr class="separator:adc5affac48c6ba794e4a579db83bf9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab67817e59e3e136405ab48ead7b9085a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ab67817e59e3e136405ab48ead7b9085a">HAINT</a></td></tr>
<tr class="memdesc:ab67817e59e3e136405ab48ead7b9085a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host all channels interrupt register.  <a href="#ab67817e59e3e136405ab48ead7b9085a">More...</a><br /></td></tr>
<tr class="separator:ab67817e59e3e136405ab48ead7b9085a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507ffc5752d327930126b5b014cba746"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a507ffc5752d327930126b5b014cba746">HAINTMSK</a></td></tr>
<tr class="memdesc:a507ffc5752d327930126b5b014cba746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host all channels interrupt mask register.  <a href="#a507ffc5752d327930126b5b014cba746">More...</a><br /></td></tr>
<tr class="separator:a507ffc5752d327930126b5b014cba746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222b4598ade50cce51f47b59fd9afb66"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a222b4598ade50cce51f47b59fd9afb66">HPRT</a></td></tr>
<tr class="memdesc:a222b4598ade50cce51f47b59fd9afb66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host port control and status register.  <a href="#a222b4598ade50cce51f47b59fd9afb66">More...</a><br /></td></tr>
<tr class="separator:a222b4598ade50cce51f47b59fd9afb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b951af634f835fdff4a57ed8d99843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#ae9b951af634f835fdff4a57ed8d99843">hc</a> [16]</td></tr>
<tr class="memdesc:ae9b951af634f835fdff4a57ed8d99843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host channels array.  <a href="#ae9b951af634f835fdff4a57ed8d99843">More...</a><br /></td></tr>
<tr class="separator:ae9b951af634f835fdff4a57ed8d99843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137f0c649a7f3b6c34c94115f88185ad"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a137f0c649a7f3b6c34c94115f88185ad">DCFG</a></td></tr>
<tr class="memdesc:a137f0c649a7f3b6c34c94115f88185ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device configuration register.  <a href="#a137f0c649a7f3b6c34c94115f88185ad">More...</a><br /></td></tr>
<tr class="separator:a137f0c649a7f3b6c34c94115f88185ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b67fbf335172803adbc7481c4897b4f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a9b67fbf335172803adbc7481c4897b4f">DCTL</a></td></tr>
<tr class="memdesc:a9b67fbf335172803adbc7481c4897b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device control register.  <a href="#a9b67fbf335172803adbc7481c4897b4f">More...</a><br /></td></tr>
<tr class="separator:a9b67fbf335172803adbc7481c4897b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6104c7ab2e4d889606c6ca6b158bcf1a">DSTS</a></td></tr>
<tr class="memdesc:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device status register.  <a href="#a6104c7ab2e4d889606c6ca6b158bcf1a">More...</a><br /></td></tr>
<tr class="separator:a6104c7ab2e4d889606c6ca6b158bcf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a77c8ef2bca6312afa37aee0d0b468c5b">DIEPMSK</a></td></tr>
<tr class="memdesc:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint common interrupt mask register.  <a href="#a77c8ef2bca6312afa37aee0d0b468c5b">More...</a><br /></td></tr>
<tr class="separator:a77c8ef2bca6312afa37aee0d0b468c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9956280564158de8ec0ff7fe79ba5"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#afcc9956280564158de8ec0ff7fe79ba5">DOEPMSK</a></td></tr>
<tr class="memdesc:afcc9956280564158de8ec0ff7fe79ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device OUT endpoint common interrupt mask register.  <a href="#afcc9956280564158de8ec0ff7fe79ba5">More...</a><br /></td></tr>
<tr class="separator:afcc9956280564158de8ec0ff7fe79ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4369b817aff4d3572254f03a4e36a936"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a4369b817aff4d3572254f03a4e36a936">DAINT</a></td></tr>
<tr class="memdesc:a4369b817aff4d3572254f03a4e36a936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device all endpoints interrupt register.  <a href="#a4369b817aff4d3572254f03a4e36a936">More...</a><br /></td></tr>
<tr class="separator:a4369b817aff4d3572254f03a4e36a936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07bb2db759f1873754df097c9ed4a82"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aa07bb2db759f1873754df097c9ed4a82">DAINTMSK</a></td></tr>
<tr class="memdesc:aa07bb2db759f1873754df097c9ed4a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device all endpoints interrupt mask register.  <a href="#aa07bb2db759f1873754df097c9ed4a82">More...</a><br /></td></tr>
<tr class="separator:aa07bb2db759f1873754df097c9ed4a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc793a1436fa5e68db1aa07ba410f001"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#abc793a1436fa5e68db1aa07ba410f001">DVBUSDIS</a></td></tr>
<tr class="memdesc:abc793a1436fa5e68db1aa07ba410f001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device VBUS discharge time register.  <a href="#abc793a1436fa5e68db1aa07ba410f001">More...</a><br /></td></tr>
<tr class="separator:abc793a1436fa5e68db1aa07ba410f001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8a02b7dcd09725471541670f68a752"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a6b8a02b7dcd09725471541670f68a752">DVBUSPULSE</a></td></tr>
<tr class="memdesc:a6b8a02b7dcd09725471541670f68a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device VBUS pulsing time register.  <a href="#a6b8a02b7dcd09725471541670f68a752">More...</a><br /></td></tr>
<tr class="separator:a6b8a02b7dcd09725471541670f68a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d6bb35b6746ba5752f866c65c29577"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aa6d6bb35b6746ba5752f866c65c29577">DIEPEMPMSK</a></td></tr>
<tr class="memdesc:aa6d6bb35b6746ba5752f866c65c29577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device IN endpoint FIFO empty interrupt mask register.  <a href="#aa6d6bb35b6746ba5752f866c65c29577">More...</a><br /></td></tr>
<tr class="separator:aa6d6bb35b6746ba5752f866c65c29577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf4b1273a5c5067527d06b8700c811d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a5bf4b1273a5c5067527d06b8700c811d">ie</a> [16]</td></tr>
<tr class="memdesc:a5bf4b1273a5c5067527d06b8700c811d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input endpoints.  <a href="#a5bf4b1273a5c5067527d06b8700c811d">More...</a><br /></td></tr>
<tr class="separator:a5bf4b1273a5c5067527d06b8700c811d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace4a187e5d0aa85b2c732be9ae76395"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#aace4a187e5d0aa85b2c732be9ae76395">oe</a> [16]</td></tr>
<tr class="memdesc:aace4a187e5d0aa85b2c732be9ae76395"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output endpoints.  <a href="#aace4a187e5d0aa85b2c732be9ae76395">More...</a><br /></td></tr>
<tr class="separator:aace4a187e5d0aa85b2c732be9ae76395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4381c6c625bbb294f1fc0d91698cba5f"><td class="memItemLeft" align="right" valign="top">volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__otg__t.html#a4381c6c625bbb294f1fc0d91698cba5f">PCGCCTL</a></td></tr>
<tr class="memdesc:a4381c6c625bbb294f1fc0d91698cba5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power and clock gating control register.  <a href="#a4381c6c625bbb294f1fc0d91698cba5f">More...</a><br /></td></tr>
<tr class="separator:a4381c6c625bbb294f1fc0d91698cba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USB registers memory map. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00093">93</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af9d351dd448f8a18550337ddbae00c78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GOTGCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTG control and status register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00094">94</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cbaceb4f820740e7157cd9f0c941e1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GOTGINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTG interrupt register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00095">95</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace6b8f0fc465e1240ce5580cbfd8146d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GAHBCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB configuration register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00096">96</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga0f8b86db6cb2f7d23c4cae03f1b4b4dc">usb_lld_clear_in()</a>, <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>, and <a class="el" href="group___u_s_b.html#ga06bf57ec27b15511ac02c5a7016ea3e6">usb_lld_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="a83fd4716b17dab43a73350c062647f27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GUSBCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB configuration register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00097">97</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="aea907a5347af44f32b86c7fc3a147cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GRSTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset register size. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00098">98</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b29a4f0cafdb5f3cb74efff46fa03fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00099">99</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga0f8b86db6cb2f7d23c4cae03f1b4b4dc">usb_lld_clear_in()</a>, <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d8d6f04d93fb4100395112e4ac3bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00100">100</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga0f8b86db6cb2f7d23c4cae03f1b4b4dc">usb_lld_clear_in()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7c1e24a2bdeb91bf04bf0626d2c7f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GRXSTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive status debug read register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00101">101</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8245f7a59934409562f436bc54309ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GRXSTSP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive status read/pop register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00103">103</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#gad8724d6fb39788041c538764738690bb">otg_rxfifo_handler()</a>.</p>

</div>
</div>
<a class="anchor" id="aed1be6f47260ec15dc730e92d989170f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GRXFSIZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO size register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00105">105</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9a86ca0647bf9d5f77e99edbc9300aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DIEPTXF0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Endpoint 0 transmit FIFO size register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00106">106</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a1245d569caf9cc76ef6af4a458ad071c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HNPTXSTS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-periodic transmit FIFO/queue status register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00108">108</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7c500df10b61985ce426381923a774f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::GCCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General core configuration. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00112">112</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>, and <a class="el" href="group___u_s_b.html#ga06bf57ec27b15511ac02c5a7016ea3e6">usb_lld_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bb8db025195045b6581efdbc8e07aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::CID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core ID register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00113">113</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88d7f530f396f12a5651847586791c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HPTXFSIZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host periodic transmit FIFO size register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00115">115</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6488b1c6712f18f09c6148583e5afa8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DIEPTXF[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device IN endpoint transmit FIFO size registers. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00117">117</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga56beda46a0db91e28a97d5710f66827e">usb_lld_init_endpoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d7b5a8cf933cbbcad8c86dee3e7cfb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host configuration register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00120">120</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b614b358c7fa534b88e6360b05532ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HFIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host frame interval register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00121">121</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6149a7a2da7c61572a90e481f8484128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host frame number/frame time Remaining register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00122">122</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc5affac48c6ba794e4a579db83bf9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HPTXSTS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host periodic transmit FIFO/queue status register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00125">125</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab67817e59e3e136405ab48ead7b9085a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HAINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host all channels interrupt register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00127">127</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a507ffc5752d327930126b5b014cba746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HAINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host all channels interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00129">129</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a222b4598ade50cce51f47b59fd9afb66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::HPRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host port control and status register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00132">132</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9b951af634f835fdff4a57ed8d99843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structstm32__otg__host__chn__t.html">stm32_otg_host_chn_t</a> stm32_otg_t::hc[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host channels array. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00135">135</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a137f0c649a7f3b6c34c94115f88185ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device configuration register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00137">137</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, <a class="el" href="group___u_s_b.html#ga08800b67fb04b1dc9ee06ddbf831e9b6">usb_lld_set_address()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b67fbf335172803adbc7481c4897b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device control register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00138">138</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a6104c7ab2e4d889606c6ca6b158bcf1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DSTS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device status register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00139">139</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>, <a class="el" href="group___u_s_b.html#gab03273c7bdd1779638ef66bd3b20b2b9">usb_lld_start_in()</a>, and <a class="el" href="group___u_s_b.html#ga9ef9040f705088dab583a31b544abb0f">usb_lld_start_out()</a>.</p>

</div>
</div>
<a class="anchor" id="a77c8ef2bca6312afa37aee0d0b468c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DIEPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device IN endpoint common interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00141">141</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga089ad3b264d14a240565a52f48264e16">otg_epin_handler()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="afcc9956280564158de8ec0ff7fe79ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DOEPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device OUT endpoint common interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00143">143</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga9e6de0cfdd025ad2f0eda870ab11ed3b">otg_epout_handler()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="a4369b817aff4d3572254f03a4e36a936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DAINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device all endpoints interrupt register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00145">145</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa07bb2db759f1873754df097c9ed4a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DAINTMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device all endpoints interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00147">147</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga56beda46a0db91e28a97d5710f66827e">usb_lld_init_endpoint()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>, and <a class="el" href="group___u_s_b.html#ga06bf57ec27b15511ac02c5a7016ea3e6">usb_lld_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="abc793a1436fa5e68db1aa07ba410f001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DVBUSDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device VBUS discharge time register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00151">151</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b8a02b7dcd09725471541670f68a752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DVBUSPULSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device VBUS pulsing time register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00153">153</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6d6bb35b6746ba5752f866c65c29577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::DIEPEMPMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device IN endpoint FIFO empty interrupt mask register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00156">156</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga089ad3b264d14a240565a52f48264e16">otg_epin_handler()</a>, <a class="el" href="group___u_s_b.html#gab7a4ae2dd45a2c14c1fade4e0621bd83">otg_isoc_in_failed_handler()</a>, <a class="el" href="group___u_s_b.html#ga06a3024a03daba4980d3f3a70aca540a">otg_txfifo_handler()</a>, <a class="el" href="group___u_s_b.html#ga0f8b86db6cb2f7d23c4cae03f1b4b4dc">usb_lld_clear_in()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, and <a class="el" href="group___u_s_b.html#gab03273c7bdd1779638ef66bd3b20b2b9">usb_lld_start_in()</a>.</p>

</div>
</div>
<a class="anchor" id="a5bf4b1273a5c5067527d06b8700c811d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structstm32__otg__in__ep__t.html">stm32_otg_in_ep_t</a> stm32_otg_t::ie[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input endpoints. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00163">163</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga089ad3b264d14a240565a52f48264e16">otg_epin_handler()</a>, <a class="el" href="group___u_s_b.html#gab7a4ae2dd45a2c14c1fade4e0621bd83">otg_isoc_in_failed_handler()</a>, <a class="el" href="group___u_s_b.html#ga06a3024a03daba4980d3f3a70aca540a">otg_txfifo_handler()</a>, <a class="el" href="group___u_s_b.html#ga0f8b86db6cb2f7d23c4cae03f1b4b4dc">usb_lld_clear_in()</a>, <a class="el" href="group___u_s_b.html#ga963d944127a9059cb5a972186026b132">usb_lld_get_status_in()</a>, <a class="el" href="group___u_s_b.html#ga56beda46a0db91e28a97d5710f66827e">usb_lld_init_endpoint()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, <a class="el" href="group___u_s_b.html#gadf46718eb0c2d0bf4982283682d64813">usb_lld_stall_in()</a>, and <a class="el" href="group___u_s_b.html#gab03273c7bdd1779638ef66bd3b20b2b9">usb_lld_start_in()</a>.</p>

</div>
</div>
<a class="anchor" id="aace4a187e5d0aa85b2c732be9ae76395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structstm32__otg__out__ep__t.html">stm32_otg_out_ep_t</a> stm32_otg_t::oe[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output endpoints. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00164">164</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga9e6de0cfdd025ad2f0eda870ab11ed3b">otg_epout_handler()</a>, <a class="el" href="group___u_s_b.html#ga26c2242c0ab89cd7ff64c1e8e3e88ae8">otg_isoc_out_failed_handler()</a>, <a class="el" href="group___u_s_b.html#gacd106817805ff43154fcf7c6ff0cd171">usb_lld_clear_out()</a>, <a class="el" href="group___u_s_b.html#ga5946943efdbb4627434bad497bee8c04">usb_lld_get_status_out()</a>, <a class="el" href="group___u_s_b.html#ga56beda46a0db91e28a97d5710f66827e">usb_lld_init_endpoint()</a>, <a class="el" href="group___u_s_b.html#ga9278d6f1afe6b0c52a1dc4c4b15d7f38">usb_lld_reset()</a>, <a class="el" href="group___u_s_b.html#gadf16a83ce060c7692c6383d2c61b7924">usb_lld_stall_out()</a>, and <a class="el" href="group___u_s_b.html#ga9ef9040f705088dab583a31b544abb0f">usb_lld_start_out()</a>.</p>

</div>
</div>
<a class="anchor" id="a4381c6c625bbb294f1fc0d91698cba5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32_t stm32_otg_t::PCGCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power and clock gating control register. </p>

<p>Definition at line <a class="el" href="stm32__otg_8h_source.html#l00166">166</a> of file <a class="el" href="stm32__otg_8h_source.html">stm32_otg.h</a>.</p>

<p>Referenced by <a class="el" href="group___u_s_b.html#ga4bf4cb9e527a25fc8a86d29f0ea80089">usb_lld_serve_interrupt()</a>, and <a class="el" href="group___u_s_b.html#gaac586e9d5ddc6a89c18516a3882bb8f1">usb_lld_start()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structstm32__otg__t.html">stm32_otg_t</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:43 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
