Analysis & Synthesis report for FinalProject
Thu Dec 31 08:21:29 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_next
 12. State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_state
 13. State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|i_next
 14. State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|i_state
 15. State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|state
 17. State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|state
 18. State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|state
 19. State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 28. Source assignments for final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 29. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 30. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 31. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 32. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 33. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 37. Source assignments for final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated
 38. Source assignments for final_soc:final_qsystem|final_soc_sdram:sdram
 39. Source assignments for final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll
 40. Source assignments for final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2|final_soc_sdram_pll_dffpipe_l2c:dffpipe3
 41. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 43. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 45. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 46. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 47. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 48. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 49. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 50. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 51. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 52. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 53. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 54. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 55. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 56. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 57. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller
 66. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated
 73. Source assignments for final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated
 74. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance
 76. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance
 77. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance
 78. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|die:die_instance
 79. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance
 80. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance
 81. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|status:status_instance
 82. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|object:object_instance
 83. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance
 84. Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0
 85. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 86. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 87. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a
 88. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b
 90. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 92. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram
 93. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 95. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 96. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 97. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 98. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy
 99. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0
100. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
102. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
103. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
104. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator
105. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
106. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
107. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
108. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
109. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
110. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
111. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
112. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
113. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
114. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
115. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
116. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
117. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
118. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
119. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
120. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent
123. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
126. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
129. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
132. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
135. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
138. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
141. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
142. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
145. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
148. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
151. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
154. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
157. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
160. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_005|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_006|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_007|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_008|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_015|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
193. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
194. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
195. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
196. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
197. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
198. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
199. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
200. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
201. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
202. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
203. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
204. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
205. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
206. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
207. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
208. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
209. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
210. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
211. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
212. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
213. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
214. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
215. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
216. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
217. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
218. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
219. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
220. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
221. Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
222. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller
223. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
224. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
225. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001
226. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002
229. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
230. Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
231. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0
232. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0
233. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0
234. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0
235. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0
236. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0
237. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0
238. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0
239. Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0
240. altpll Parameter Settings by Entity Instance
241. scfifo Parameter Settings by Entity Instance
242. altsyncram Parameter Settings by Entity Instance
243. lpm_mult Parameter Settings by Entity Instance
244. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
245. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_002"
246. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
247. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_001"
248. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
249. Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller"
250. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
251. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
252. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
253. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
254. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
255. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
256. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
257. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode"
258. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
259. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
260. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode"
261. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
263. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
265. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
267. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
268. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
269. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
271. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
273. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
274. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
275. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
276. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
278. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
279. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
280. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
281. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
282. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
283. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
284. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
286. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo"
287. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent"
288. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
289. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
290. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
291. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
292. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
293. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
294. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
295. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
296. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
297. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
298. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
299. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
300. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
301. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
302. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
303. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
304. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator"
305. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
306. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
307. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
308. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_altpll_lqa2:sd1"
309. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll"
310. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module"
311. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0"
312. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy"
313. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
314. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
315. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib"
316. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
317. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
318. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
319. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
320. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
321. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug"
322. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci"
323. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench"
324. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0"
325. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic"
326. Port Connectivity Checks: "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0"
327. Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3"
328. Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0"
329. Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance"
330. Port Connectivity Checks: "final_soc:final_qsystem"
331. Post-Synthesis Netlist Statistics for Top Partition
332. Elapsed Time Per Partition
333. Analysis & Synthesis Messages
334. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 31 08:21:28 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; FinalProject                                ;
; Top-level Entity Name              ; final_toplevel                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 74,439                                      ;
;     Total combinational functions  ; 71,948                                      ;
;     Dedicated logic registers      ; 3,950                                       ;
; Total registers                    ; 3950                                        ;
; Total pins                         ; 196                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 932,992                                     ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; final_toplevel     ; FinalProject       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; status.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/status.sv                                                                                       ;             ;
; final_soc/synthesis/final_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v                                                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v                                        ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; final_soc   ;
; final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv                       ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v                                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.hex                                   ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v                                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v                                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_keycode.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                          ; final_soc   ;
; vga_clk.v                                                                                       ; yes             ; User Wizard-Generated File                            ; E:/Study/ECE385lab/FinalProject/Project/vga_clk.v                                                                                       ;             ;
; VGA_controller.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/VGA_controller.sv                                                                               ;             ;
; Reg_32.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv                                                                                       ;             ;
; hpi_io_intf.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/hpi_io_intf.sv                                                                                  ;             ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/HexDriver.sv                                                                                    ;             ;
; final_toplevel.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv                                                                               ;             ;
; RegFile.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/RegFile.sv                                                                                      ;             ;
; framebuffer.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv                                                                                  ;             ;
; buffer.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/buffer.sv                                                                                       ;             ;
; palette.sv                                                                                      ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/palette.sv                                                                                      ;             ;
; background.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/background.sv                                                                                   ;             ;
; object.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/object.sv                                                                                       ;             ;
; icon.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/icon.sv                                                                                         ;             ;
; boss.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/boss.sv                                                                                         ;             ;
; die.sv                                                                                          ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/die.sv                                                                                          ;             ;
; kill.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/kill.sv                                                                                         ;             ;
; pictures/kill.txt                                                                               ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/kill.txt                                                                               ;             ;
; pictures/boss4.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/boss4.txt                                                                              ;             ;
; pictures/boss0.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/boss0.txt                                                                              ;             ;
; pictures/head.txt                                                                               ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/head.txt                                                                               ;             ;
; pictures/background_front.txt                                                                   ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/background_front.txt                                                                   ;             ;
; pictures/background_back.txt                                                                    ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/background_back.txt                                                                    ;             ;
; pictures/die.txt                                                                                ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/die.txt                                                                                ;             ;
; pictures/zeros.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/zeros.txt                                                                              ;             ;
; pictures/fireball1.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/fireball1.txt                                                                          ;             ;
; pictures/ninja_throw.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_throw.txt                                                                        ;             ;
; pictures/campfire4.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire4.txt                                                                          ;             ;
; pictures/ninja_dead.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_dead.txt                                                                         ;             ;
; pictures/ninja_stand1.txt                                                                       ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_stand1.txt                                                                       ;             ;
; pictures/ninja_spin2.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_spin2.txt                                                                        ;             ;
; pictures/fireball3.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/fireball3.txt                                                                          ;             ;
; pictures/dart2.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/dart2.txt                                                                              ;             ;
; pictures/ninja_run1.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_run1.txt                                                                         ;             ;
; pictures/ninja_run4.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_run4.txt                                                                         ;             ;
; pictures/zombie2.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/zombie2.txt                                                                            ;             ;
; pictures/campfire1.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire1.txt                                                                          ;             ;
; pictures/swampt3.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/swampt3.txt                                                                            ;             ;
; pictures/campwood2.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campwood2.txt                                                                          ;             ;
; pictures/campfire6.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire6.txt                                                                          ;             ;
; pictures/campfire3.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire3.txt                                                                          ;             ;
; pictures/fireball2.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/fireball2.txt                                                                          ;             ;
; pictures/ninja_spin3.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_spin3.txt                                                                        ;             ;
; pictures/campfire2.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire2.txt                                                                          ;             ;
; pictures/bluehead1.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/bluehead1.txt                                                                          ;             ;
; pictures/campwood1.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campwood1.txt                                                                          ;             ;
; pictures/swampt1.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/swampt1.txt                                                                            ;             ;
; pictures/dart1.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/dart1.txt                                                                              ;             ;
; pictures/iceball.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/iceball.txt                                                                            ;             ;
; pictures/ninja_kneel.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_kneel.txt                                                                        ;             ;
; pictures/fireball4.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/fireball4.txt                                                                          ;             ;
; pictures/campfire5.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/campfire5.txt                                                                          ;             ;
; pictures/swampt2.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/swampt2.txt                                                                            ;             ;
; pictures/skullhead1.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/skullhead1.txt                                                                         ;             ;
; pictures/boom1.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/boom1.txt                                                                              ;             ;
; pictures/zombie1.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/zombie1.txt                                                                            ;             ;
; pictures/ninja_squat.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_squat.txt                                                                        ;             ;
; pictures/lady2.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/lady2.txt                                                                              ;             ;
; pictures/ninja_spin1.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_spin1.txt                                                                        ;             ;
; pictures/ninja_run3.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_run3.txt                                                                         ;             ;
; pictures/boom2.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/boom2.txt                                                                              ;             ;
; pictures/ninja_spin4.txt                                                                        ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_spin4.txt                                                                        ;             ;
; pictures/zombie3.txt                                                                            ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/zombie3.txt                                                                            ;             ;
; pictures/bluehead2.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/bluehead2.txt                                                                          ;             ;
; pictures/ninja_stand2.txt                                                                       ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_stand2.txt                                                                       ;             ;
; pictures/icearrow.txt                                                                           ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/icearrow.txt                                                                           ;             ;
; pictures/ninja_run2.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_run2.txt                                                                         ;             ;
; pictures/skullhead2.txt                                                                         ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/skullhead2.txt                                                                         ;             ;
; pictures/ninja_air.txt                                                                          ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/ninja_air.txt                                                                          ;             ;
; pictures/lady1.txt                                                                              ; yes             ; Auto-Found File                                       ; E:/Study/ECE385lab/FinalProject/Project/pictures/lady1.txt                                                                              ;             ;
; altpll.tdf                                                                                      ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altpll.tdf                                                                               ;             ;
; aglobal180.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/aglobal180.inc                                                                           ;             ;
; stratix_pll.inc                                                                                 ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;             ;
; stratixii_pll.inc                                                                               ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;             ;
; cycloneii_pll.inc                                                                               ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;             ;
; db/vga_clk_altpll.v                                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/vga_clk_altpll.v                                                                             ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/scfifo.tdf                                                                               ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_regfifo.inc                                                                            ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_dpfifo.inc                                                                             ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_i2fifo.inc                                                                             ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_fffifo.inc                                                                             ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_f2fifo.inc                                                                             ;             ;
; db/scfifo_jr21.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/scfifo_jr21.tdf                                                                              ;             ;
; db/a_dpfifo_l011.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_do7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/cntr_do7.tdf                                                                                 ;             ;
; db/altsyncram_nio1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_nio1.tdf                                                                          ;             ;
; db/cntr_1ob.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/cntr_1ob.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                        ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altrom.inc                                                                               ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altram.inc                                                                               ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altdpram.inc                                                                             ;             ;
; db/altsyncram_6mc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_6mc1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                ;             ;
; db/altsyncram_ac71.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_ac71.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                 ;             ;
; db/altsyncram_vvg1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_vvg1.tdf                                                                          ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/sld_hub.vhd                                                                              ; altera_sld  ;
; db/ip/sld40590b26/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File                        ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                         ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                                ; e:/quatusprime/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                           ;             ;
; db/altsyncram_dgd1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_dgd1.tdf                                                                          ;             ;
; db/FinalProject.ram0_buffer_cd951201.hdl.mif                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_buffer_cd951201.hdl.mif                                                    ;             ;
; db/decode_5ua.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/decode_5ua.tdf                                                                               ;             ;
; db/decode_u9a.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/decode_u9a.tdf                                                                               ;             ;
; db/mux_job.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/mux_job.tdf                                                                                  ;             ;
; lpm_divide.tdf                                                                                  ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_divide.tdf                                                                           ;             ;
; abs_divider.inc                                                                                 ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/abs_divider.inc                                                                          ;             ;
; sign_div_unsign.inc                                                                             ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                      ;             ;
; db/lpm_divide_7bm.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/lpm_divide_7bm.tdf                                                                           ;             ;
; db/sign_div_unsign_slh.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/sign_div_unsign_slh.tdf                                                                      ;             ;
; db/alt_u_div_c7f.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/alt_u_div_c7f.tdf                                                                            ;             ;
; db/add_sub_7pc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/add_sub_7pc.tdf                                                                              ;             ;
; db/add_sub_8pc.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/add_sub_8pc.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf                                                                             ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/multcore.inc                                                                             ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/bypassff.inc                                                                             ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altshift.inc                                                                             ;             ;
; multcore.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/multcore.tdf                                                                             ;             ;
; csa_add.inc                                                                                     ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/csa_add.inc                                                                              ;             ;
; mpar_add.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/mpar_add.inc                                                                             ;             ;
; muleabz.inc                                                                                     ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/muleabz.inc                                                                              ;             ;
; mul_lfrg.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/mul_lfrg.inc                                                                             ;             ;
; mul_boothc.inc                                                                                  ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/mul_boothc.inc                                                                           ;             ;
; alt_ded_mult.inc                                                                                ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                         ;             ;
; alt_ded_mult_y.inc                                                                              ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                       ;             ;
; dffpipe.inc                                                                                     ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/dffpipe.inc                                                                              ;             ;
; mpar_add.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/mpar_add.tdf                                                                             ;             ;
; lpm_add_sub.tdf                                                                                 ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                          ;             ;
; addcore.inc                                                                                     ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/addcore.inc                                                                              ;             ;
; look_add.inc                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/look_add.inc                                                                             ;             ;
; alt_stratix_add_sub.inc                                                                         ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                  ;             ;
; db/add_sub_kgh.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/add_sub_kgh.tdf                                                                              ;             ;
; altshift.tdf                                                                                    ; yes             ; Megafunction                                          ; e:/quatusprime/quartus/libraries/megafunctions/altshift.tdf                                                                             ;             ;
; db/mult_6at.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/mult_6at.tdf                                                                                 ;             ;
; db/add_sub_mgh.tdf                                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/add_sub_mgh.tdf                                                                              ;             ;
; head.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/head.sv                                                                                         ;             ;
; ninja.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/ninja.sv                                                                                        ;             ;
; dart.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; E:/Study/ECE385lab/FinalProject/Project/dart.sv                                                                                         ;             ;
; pictures/ninja_1.txt                                                                            ; yes             ; Auto-Found File                                       ; pictures/ninja_1.txt                                                                                                                    ;             ;
; pictures/dart.txt                                                                               ; yes             ; Auto-Found File                                       ; pictures/dart.txt                                                                                                                       ;             ;
; pictures/background_unit1.txt                                                                   ; yes             ; Auto-Found File                                       ; pictures/background_unit1.txt                                                                                                           ;             ;
; db/lpm_divide_9bm.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/lpm_divide_9bm.tdf                                                                           ;             ;
; db/sign_div_unsign_ulh.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/sign_div_unsign_ulh.tdf                                                                      ;             ;
; db/alt_u_div_g7f.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; E:/Study/ECE385lab/FinalProject/Project/db/alt_u_div_g7f.tdf                                                                            ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 74,439                                                                     ;
;                                             ;                                                                            ;
; Total combinational functions               ; 71948                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 62547                                                                      ;
;     -- 3 input functions                    ; 7107                                                                       ;
;     -- <=2 input functions                  ; 2294                                                                       ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 71144                                                                      ;
;     -- arithmetic mode                      ; 804                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 3950                                                                       ;
;     -- Dedicated logic registers            ; 3950                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 196                                                                        ;
; Total memory bits                           ; 932992                                                                     ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 1                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 2                                                                          ;
;     -- PLLs                                 ; 2                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|Add7~10 ;
; Maximum fan-out                             ; 8585                                                                       ;
; Total fan-out                               ; 292694                                                                     ;
; Average fan-out                             ; 3.82                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |final_toplevel                                                                                                                         ; 71948 (2)           ; 3950 (1)                  ; 932992      ; 1            ; 1       ; 0         ; 196  ; 0            ; |final_toplevel                                                                                                                                                                                                                                                                                                                                                                                                                                 ; final_toplevel                                    ; work         ;
;    |final_soc:final_qsystem|                                                                                                            ; 71734 (0)           ; 3826 (0)                  ; 932992      ; 1            ; 1       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem                                                                                                                                                                                                                                                                                                                                                                                                         ; final_soc                                         ; final_soc    ;
;       |RegFile:register_file_0|                                                                                                         ; 69315 (2277)        ; 1787 (20)                 ; 921600      ; 1            ; 1       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0                                                                                                                                                                                                                                                                                                                                                                                 ; RegFile                                           ; work         ;
;          |VGA_controller:vga_controller_instance|                                                                                       ; 61 (61)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                          ; VGA_controller                                    ; work         ;
;          |background_back:backgroundb_instance|                                                                                         ; 8354 (8191)         ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance                                                                                                                                                                                                                                                                                                                                            ; background_back                                   ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                                        ; work         ;
;                |lpm_divide_7bm:auto_generated|                                                                                          ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_7bm                                    ; work         ;
;                   |sign_div_unsign_slh:divider|                                                                                         ; 129 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_slh                               ; work         ;
;                      |alt_u_div_c7f:divider|                                                                                            ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                                                                                                                                                                                                            ; alt_u_div_c7f                                     ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                                          ; work         ;
;                |multcore:mult_core|                                                                                                     ; 34 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                          ; multcore                                          ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                          ; mpar_add                                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work         ;
;                         |add_sub_mgh:auto_generated|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                          ; add_sub_mgh                                       ; work         ;
;          |background_front:backgroundf_instance|                                                                                        ; 17798 (17630)       ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance                                                                                                                                                                                                                                                                                                                                           ; background_front                                  ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                           ; lpm_divide                                        ; work         ;
;                |lpm_divide_7bm:auto_generated|                                                                                          ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated                                                                                                                                                                                                                                                                                             ; lpm_divide_7bm                                    ; work         ;
;                   |sign_div_unsign_slh:divider|                                                                                         ; 135 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                                 ; sign_div_unsign_slh                               ; work         ;
;                      |alt_u_div_c7f:divider|                                                                                            ; 135 (135)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                                                                                                                                                                                                           ; alt_u_div_c7f                                     ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                            ; lpm_mult                                          ; work         ;
;                |multcore:mult_core|                                                                                                     ; 33 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                         ; multcore                                          ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                         ; mpar_add                                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work         ;
;                         |add_sub_mgh:auto_generated|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                         ; add_sub_mgh                                       ; work         ;
;          |boss:boss_instance|                                                                                                           ; 27151 (27128)       ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance                                                                                                                                                                                                                                                                                                                                                              ; boss                                              ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                               ; lpm_mult                                          ; work         ;
;                |multcore:mult_core|                                                                                                     ; 23 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                            ; multcore                                          ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                            ; mpar_add                                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work         ;
;                         |add_sub_mgh:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_mgh                                       ; work         ;
;          |die:die_instance|                                                                                                             ; 2444 (2418)         ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance                                                                                                                                                                                                                                                                                                                                                                ; die                                               ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;                |multcore:mult_core|                                                                                                     ; 26 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;                   |mpar_add:padder|                                                                                                     ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                         |add_sub_kgh:auto_generated|                                                                                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                                                                              ; add_sub_kgh                                       ; work         ;
;          |framebuffer:framebuffer_m0|                                                                                                   ; 228 (110)           ; 8 (0)                     ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0                                                                                                                                                                                                                                                                                                                                                      ; framebuffer                                       ; work         ;
;             |buffer:buffer1|                                                                                                            ; 59 (0)              ; 4 (0)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1                                                                                                                                                                                                                                                                                                                                       ; buffer                                            ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 59 (0)              ; 4 (0)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                   |altsyncram_dgd1:auto_generated|                                                                                      ; 59 (0)              ; 4 (4)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_dgd1                                   ; work         ;
;                      |decode_5ua:decode3|                                                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|decode_5ua:decode3                                                                                                                                                                                                                                                                ; decode_5ua                                        ; work         ;
;                      |decode_u9a:rden_decode|                                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|decode_u9a:rden_decode                                                                                                                                                                                                                                                            ; decode_u9a                                        ; work         ;
;                      |mux_job:mux2|                                                                                                     ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                                                      ; mux_job                                           ; work         ;
;             |buffer:buffer2|                                                                                                            ; 59 (0)              ; 4 (0)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2                                                                                                                                                                                                                                                                                                                                       ; buffer                                            ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 59 (0)              ; 4 (0)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                   |altsyncram_dgd1:auto_generated|                                                                                      ; 59 (0)              ; 4 (4)                     ; 460800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_dgd1                                   ; work         ;
;                      |decode_5ua:decode3|                                                                                               ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|decode_5ua:decode3                                                                                                                                                                                                                                                                ; decode_5ua                                        ; work         ;
;                      |decode_u9a:rden_decode|                                                                                           ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|decode_u9a:rden_decode                                                                                                                                                                                                                                                            ; decode_u9a                                        ; work         ;
;                      |mux_job:mux2|                                                                                                     ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                                                      ; mux_job                                           ; work         ;
;          |icon:icon_instance|                                                                                                           ; 243 (243)           ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance                                                                                                                                                                                                                                                                                                                                                              ; icon                                              ; work         ;
;          |kill:kill_instance|                                                                                                           ; 673 (673)           ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance                                                                                                                                                                                                                                                                                                                                                              ; kill                                              ; work         ;
;          |object:object_instance|                                                                                                       ; 9799 (9799)         ; 21 (21)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance                                                                                                                                                                                                                                                                                                                                                          ; object                                            ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                           ; lpm_mult                                          ; work         ;
;                |mult_6at:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0|mult_6at:auto_generated                                                                                                                                                                                                                                                                                                                   ; mult_6at                                          ; work         ;
;          |reg_32:Reg0_0|                                                                                                                ; 16 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg0_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg0_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg1_0|                                                                                                                ; 5 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg1_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg1_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg2_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg2_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg2_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg3_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg3_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg3_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg4_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg4_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg4_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg5_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg5_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg5_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg6_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg6_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg6_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg7_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg7_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg7_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg8_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg8_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg8_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg9_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg9_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg9_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Reg_clock|                                                                                                             ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock                                                                                                                                                                                                                                                                                                                                                                ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                  ; reg_8                                             ; work         ;
;          |reg_32:Rega_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rega_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rega_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regb_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regb_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regb_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regc_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regc_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regc_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regd_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regd_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regd_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rege_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rege_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rege_2|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Rege_3|                                                                                                                ; 16 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 1 (1)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 5 (5)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regf_0|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regf_1|                                                                                                                ; 2 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regf_2|                                                                                                                ; 4 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m1|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2|reg_8:Reg8_m1                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m2|                                                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2|reg_8:Reg8_m2                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;             |reg_8:Reg8_m3|                                                                                                             ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2|reg_8:Reg8_m3                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |reg_32:Regf_3|                                                                                                                ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3                                                                                                                                                                                                                                                                                                                                                                   ; reg_32                                            ; work         ;
;             |reg_8:Reg8_m0|                                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3|reg_8:Reg8_m0                                                                                                                                                                                                                                                                                                                                                     ; reg_8                                             ; work         ;
;          |status:status_instance|                                                                                                       ; 149 (149)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance                                                                                                                                                                                                                                                                                                                                                          ; status                                            ; work         ;
;          |vga_clk:vga_clk_instance|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                        ; vga_clk                                           ; work         ;
;             |altpll:altpll_component|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                ; altpll                                            ; work         ;
;                |vga_clk_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                  ; vga_clk_altpll                                    ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; final_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; final_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; final_soc    ;
;       |final_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 145 (38)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                       ; final_soc_jtag_uart_0                             ; final_soc    ;
;          |alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 56 (56)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;          |final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                     ; final_soc_jtag_uart_0_scfifo_r                    ; final_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                             ; scfifo_jr21                                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_l011                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                           ; cntr_do7                                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                ; altsyncram_nio1                                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                  ; cntr_1ob                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                        ; cntr_1ob                                          ; work         ;
;          |final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                     ; final_soc_jtag_uart_0_scfifo_w                    ; final_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                             ; scfifo_jr21                                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_l011                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                           ; cntr_do7                                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                ; altsyncram_nio1                                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                  ; cntr_1ob                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                        ; cntr_1ob                                          ; work         ;
;       |final_soc_keycode:keycode|                                                                                                       ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                               ; final_soc_keycode                                 ; final_soc    ;
;       |final_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 765 (0)             ; 928 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; final_soc_mm_interconnect_0                       ; final_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 189 (189)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser          ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                    ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                     ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser          ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                    ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                     ; final_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; final_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; final_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; final_soc    ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; final_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; final_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; final_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator|                                                     ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; final_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; final_soc_mm_interconnect_0_cmd_demux             ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_cmd_demux_001         ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 13 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_mux_002           ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                          ; 57 (53)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_mux_002           ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                          ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_mux_002           ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                          ; 48 (44)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_mux_002           ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                          ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_cmd_mux_002           ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                          ; final_soc    ;
;          |final_soc_mm_interconnect_0_router:router|                                                                                    ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; final_soc_mm_interconnect_0_router                ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_001:router_001|                                                                            ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; final_soc_mm_interconnect_0_router_001            ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_004:router_008|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_008                                                                                                                                                                                                                                                                                                         ; final_soc_mm_interconnect_0_router_004            ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_demux_002         ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_demux_002         ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_demux_002         ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_demux_002         ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                                   ; final_soc_mm_interconnect_0_rsp_demux_002         ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; final_soc_mm_interconnect_0_rsp_mux               ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                       ; final_soc_mm_interconnect_0_rsp_mux_001           ; final_soc    ;
;       |final_soc_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 1067 (0)            ; 587 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; final_soc_nios2_gen2_0                            ; final_soc    ;
;          |final_soc_nios2_gen2_0_cpu:cpu|                                                                                               ; 1067 (772)          ; 587 (318)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; final_soc_nios2_gen2_0_cpu                        ; final_soc    ;
;             |final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|                                             ; 295 (38)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; final_soc_nios2_gen2_0_cpu_nios2_oci              ; final_soc    ;
;                |final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; final_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; final_soc    ;
;                   |final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; final_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; final_soc_nios2_gen2_0_cpu_debug_slave_tck        ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; final_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; final_soc    ;
;                |final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; final_soc_nios2_gen2_0_cpu_nios2_oci_break        ; final_soc    ;
;                |final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 10 (10)             ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; final_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; final_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; final_soc_nios2_gen2_0_cpu_nios2_ocimem           ; final_soc    ;
;                   |final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; final_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                   ; work         ;
;             |final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; final_soc_nios2_gen2_0_cpu_register_bank_a_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                ; altsyncram_6mc1                                   ; work         ;
;             |final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; final_soc_nios2_gen2_0_cpu_register_bank_b_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                ; altsyncram_6mc1                                   ; work         ;
;       |final_soc_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; final_soc_onchip_memory2_0                        ; final_soc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_vvg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_vvg1                                   ; work         ;
;       |final_soc_otg_hpi_address:otg_hpi_address|                                                                                       ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                               ; final_soc_otg_hpi_address                         ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                 ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                         ; final_soc_otg_hpi_cs                              ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_reset|                                                                                              ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                      ; final_soc_otg_hpi_cs                              ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_r|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                          ; final_soc_otg_hpi_cs                              ; final_soc    ;
;       |final_soc_otg_hpi_cs:otg_hpi_w|                                                                                                  ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                          ; final_soc_otg_hpi_cs                              ; final_soc    ;
;       |final_soc_otg_hpi_data:otg_hpi_data|                                                                                             ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                     ; final_soc_otg_hpi_data                            ; final_soc    ;
;       |final_soc_sdram:sdram|                                                                                                           ; 371 (298)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                   ; final_soc_sdram                                   ; final_soc    ;
;          |final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module|                                                    ; 73 (73)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                         ; final_soc_sdram_input_efifo_module                ; final_soc    ;
;       |final_soc_sdram_pll:sdram_pll|                                                                                                   ; 10 (9)              ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                           ; final_soc_sdram_pll                               ; final_soc    ;
;          |final_soc_sdram_pll_altpll_lqa2:sd1|                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                       ; final_soc_sdram_pll_altpll_lqa2                   ; final_soc    ;
;          |final_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; final_soc_sdram_pll_stdsync_sv6                   ; final_soc    ;
;             |final_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2|final_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                         ; final_soc_sdram_pll_dffpipe_l2c                   ; final_soc    ;
;    |hexdriver:hexdrv0|                                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hexdriver:hexdrv0                                                                                                                                                                                                                                                                                                                                                                                                               ; hexdriver                                         ; work         ;
;    |hexdriver:hexdrv2|                                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hexdriver:hexdrv2                                                                                                                                                                                                                                                                                                                                                                                                               ; hexdriver                                         ; work         ;
;    |hexdriver:hexdrv4|                                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hexdriver:hexdrv4                                                                                                                                                                                                                                                                                                                                                                                                               ; hexdriver                                         ; work         ;
;    |hexdriver:hexdrv6|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hexdriver:hexdrv6                                                                                                                                                                                                                                                                                                                                                                                                               ; hexdriver                                         ; work         ;
;    |hexdriver:hexdrv7|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hexdriver:hexdrv7                                                                                                                                                                                                                                                                                                                                                                                                               ; hexdriver                                         ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                         ; hpi_io_intf                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                             ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (107)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                        ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                      ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 76800        ; 6            ; --           ; --           ; 460800 ; db/FinalProject.ram0_buffer_cd951201.hdl.mif ;
; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 76800        ; 6            ; --           ; --           ; 460800 ; db/FinalProject.ram0_buffer_cd951201.hdl.mif ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                         ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                         ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                         ;
; final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; final_soc_onchip_memory2_0.hex               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem                                                                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_irq_mapper:irq_mapper                                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_keycode:keycode                                                                                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                               ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                 ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                           ; final_soc.qsys  ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                              ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                              ; final_soc.qsys  ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                              ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                        ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent                                                                                                                                ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router                                                                                                                                                     ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_005                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_006                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_007                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_008                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_015                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                           ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                            ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                    ; final_soc.qsys  ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                 ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                   ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                             ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                         ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                              ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                          ; final_soc.qsys  ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                              ; final_soc.qsys  ;
; Altera ; ALTPLL                                   ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance                                                                                                                                                                                            ; vga_clk.v       ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                      ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                  ; final_soc.qsys  ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram                                                                                                                                                                                                                       ; final_soc.qsys  ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll                                                                                                                                                                                                               ; final_soc.qsys  ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |final_toplevel|final_soc:final_qsystem|final_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                         ; final_soc.qsys  ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_next         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_state                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                       ;
+------------+------------+------------+------------+----------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                ;
+------------+------------+------------+------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|i_state           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|state                                                                                                                                               ;
+------------------------+-----------------+----------------+-----------------+-------------------+------------------+--------------------+------------------------+------------------------+-------------+--------------+------------+
; Name                   ; state.draw_kill ; state.draw_die ; state.draw_boss ; state.draw_status ; state.draw_icons ; state.draw_objects ; state.draw_backgroundf ; state.draw_backgroundb ; state.ready ; state.finish ; state.ongo ;
+------------------------+-----------------+----------------+-----------------+-------------------+------------------+--------------------+------------------------+------------------------+-------------+--------------+------------+
; state.ongo             ; 0               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 0          ;
; state.finish           ; 0               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 1            ; 1          ;
; state.ready            ; 0               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 1           ; 0            ; 1          ;
; state.draw_backgroundb ; 0               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 1                      ; 0           ; 0            ; 1          ;
; state.draw_backgroundf ; 0               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 1                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_objects     ; 0               ; 0              ; 0               ; 0                 ; 0                ; 1                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_icons       ; 0               ; 0              ; 0               ; 0                 ; 1                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_status      ; 0               ; 0              ; 0               ; 1                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_boss        ; 0               ; 0              ; 1               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_die         ; 0               ; 1              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
; state.draw_kill        ; 1               ; 0              ; 0               ; 0                 ; 0                ; 0                  ; 0                      ; 0                      ; 0           ; 0            ; 1          ;
+------------------------+-----------------+----------------+-----------------+-------------------+------------------+--------------------+------------------------+------------------------+-------------+--------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|state ;
+-------------+-------------+-------------+----------------------------------------------------------------+
; Name        ; state.sleep ; state.awake ; state.check                                                    ;
+-------------+-------------+-------------+----------------------------------------------------------------+
; state.sleep ; 0           ; 0           ; 0                                                              ;
; state.check ; 1           ; 0           ; 1                                                              ;
; state.awake ; 1           ; 1           ; 0                                                              ;
+-------------+-------------+-------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|state ;
+-------------+-------------+-------------+--------------------------------------------------------------------+
; Name        ; state.sleep ; state.awake ; state.check                                                        ;
+-------------+-------------+-------------+--------------------------------------------------------------------+
; state.sleep ; 0           ; 0           ; 0                                                                  ;
; state.check ; 1           ; 0           ; 1                                                                  ;
; state.awake ; 1           ; 1           ; 0                                                                  ;
+-------------+-------------+-------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state ;
+--------------------+------------+--------------------+------------------+-------------+----------------------+
; Name               ; state.life ; state.frame_energy ; state.frame_life ; state.sleep ; state.energy         ;
+--------------------+------------+--------------------+------------------+-------------+----------------------+
; state.sleep        ; 0          ; 0                  ; 0                ; 0           ; 0                    ;
; state.frame_life   ; 0          ; 0                  ; 1                ; 1           ; 0                    ;
; state.frame_energy ; 0          ; 1                  ; 0                ; 1           ; 0                    ;
; state.life         ; 1          ; 0                  ; 0                ; 1           ; 0                    ;
; state.energy       ; 0          ; 0                  ; 0                ; 1           ; 1                    ;
+--------------------+------------+--------------------+------------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3..5,7,12,15,20,21,29,31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3|reg_8:Reg8_m3|Data_Out[0..7]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3|reg_8:Reg8_m2|Data_Out[0..7]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3|reg_8:Reg8_m1|Data_Out[0..7]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3|reg_8:Reg8_m0|Data_Out[1..7]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                          ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                          ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                            ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                            ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,6,8..11,13,14,16..19,22..28]                                                                                                                                                                                     ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                            ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                            ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                        ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                           ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                  ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                             ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                          ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                          ; Merged with final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|state~2                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|state~3                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|state~4                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|state~5                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state~2                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state~3                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m0|Data_Out[6,7]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m1|Data_Out[0..7]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m2|Data_Out[0..7]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m3|Data_Out[0..7]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1029                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                            ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                          ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                        ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                          ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                            ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                         ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                     ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                        ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                          ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                       ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                             ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                           ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC              ; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3950  ;
; Number of registers using Synchronous Clear  ; 122   ;
; Number of registers using Synchronous Load   ; 188   ;
; Number of registers using Asynchronous Clear ; 1314  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2831  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_soc:final_qsystem|final_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                          ; 1       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                ; 35      ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                        ; 11      ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ; 405     ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                          ; 2       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                              ; 1       ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                        ; 6       ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                               ; 9       ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                             ; 6       ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                        ; 5       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                               ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                               ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                ; 2       ;
; final_soc:final_qsystem|final_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                ; 2       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                           ; 210     ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; 11      ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                           ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                           ; 4       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                              ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                 ; 3       ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                       ; 10      ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                              ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                        ; 3       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; 1       ;
; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                             ; 2       ;
; final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                ; 2       ;
; final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                            ; Megafunction                                                                                        ; Type ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+
; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|data_out[0..5] ; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|mem_rtl_0 ; RAM  ;
; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|data_out[0..5] ; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_3|reg_8:Reg8_m3|Data_Out[2]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_2|reg_8:Reg8_m1|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_2|reg_8:Reg8_m1|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_2|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_2|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_2|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_2|reg_8:Reg8_m3|Data_Out[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_2|reg_8:Reg8_m2|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_2|reg_8:Reg8_m1|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_2|reg_8:Reg8_m0|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_2|reg_8:Reg8_m2|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_2|reg_8:Reg8_m2|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_2|reg_8:Reg8_m2|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_2|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_2|reg_8:Reg8_m1|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_2|reg_8:Reg8_m1|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_2|reg_8:Reg8_m1|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_1|reg_8:Reg8_m3|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_1|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_1|reg_8:Reg8_m0|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_1|reg_8:Reg8_m3|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_1|reg_8:Reg8_m2|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_1|reg_8:Reg8_m0|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_1|reg_8:Reg8_m0|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_1|reg_8:Reg8_m2|Data_Out[1]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_1|reg_8:Reg8_m3|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_1|reg_8:Reg8_m2|Data_Out[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_1|reg_8:Reg8_m2|Data_Out[1]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_1|reg_8:Reg8_m3|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_1|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_1|reg_8:Reg8_m2|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_1|reg_8:Reg8_m3|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_1|reg_8:Reg8_m1|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_0|reg_8:Reg8_m3|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rege_0|reg_8:Reg8_m2|Data_Out[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regd_0|reg_8:Reg8_m0|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regc_0|reg_8:Reg8_m2|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regb_0|reg_8:Reg8_m3|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Rega_0|reg_8:Reg8_m1|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg9_0|reg_8:Reg8_m0|Data_Out[1]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg8_0|reg_8:Reg8_m3|Data_Out[7]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg7_0|reg_8:Reg8_m1|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg6_0|reg_8:Reg8_m2|Data_Out[4]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg5_0|reg_8:Reg8_m1|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg4_0|reg_8:Reg8_m2|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg3_0|reg_8:Reg8_m2|Data_Out[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg2_0|reg_8:Reg8_m2|Data_Out[3]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg1_0|reg_8:Reg8_m2|Data_Out[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg0_0|reg_8:Reg8_m3|Data_Out[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance|h_counter[3]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|x_counter[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|x_counter[6]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|x_counter[6]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|x_counter[5]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance|x_counter[4]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|x_counter[6]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance|x_counter[3]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance|y_counter[6]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance|y_counter[3]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|reg_counter[1]                                                                                                                                                                                                                                                                                                              ;
; 65:1               ; 31 bits   ; 1333 LEs      ; 1023 LEs             ; 310 LEs                ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|active_dqm[2]                                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 6 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|x_counter[8]                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|y_counter[7]                                                                                                                                                                                                                                                                                         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|x_counter[5]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|y_counter[6]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|y_counter[6]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|y_counter[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|y_counter[4]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|y_counter[4]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance|v_counter_in[4]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|E_logic_result[1]                                                                                                                                                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|state                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|state                                                                                                                                                                                                                                                                                                ;
; 65:1               ; 26 bits   ; 1118 LEs      ; 858 LEs              ; 260 LEs                ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|data_object[30]                                                                                                                                                                                                                                                                                                             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|Mux15                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|Selector19                                                                                                                                                                                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state                                                                                                                                                                                                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|status:status_instance|state                                                                                                                                                                                                                                                                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                              ;
; 13:1               ; 6 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|Selector16                                                                                                                                                                                                                                                                                                                  ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|Selector20                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_toplevel|final_soc:final_qsystem|final_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                    ;
; 22:1               ; 6 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|state                                                                                                                                                                                                                                                                                                                       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; No         ; |final_toplevel|final_soc:final_qsystem|RegFile:register_file_0|state                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_sdram:sdram ;
+-----------------------------+-------+------+-------------------------+
; Assignment                  ; Value ; From ; To                      ;
+-----------------------------+-------+------+-------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0         ;
+-----------------------------+-------+------+-------------------------+


+------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+----------------------------------------------+
; Assignment     ; Value ; From ; To                                           ;
+----------------+-------+------+----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                   ;
+----------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2|final_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                       ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                   ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                 ;
+-------------------+-------+------+----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]             ;
+-------------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0|altsyncram_dgd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                              ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                                                                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                           ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                           ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                                                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                                                                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                                                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                           ;
; VCO_MIN                       ; 0                         ; Untyped                                                                           ;
; VCO_MAX                       ; 0                         ; Untyped                                                                           ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                           ;
; PFD_MIN                       ; 0                         ; Untyped                                                                           ;
; PFD_MAX                       ; 0                         ; Untyped                                                                           ;
; M_INITIAL                     ; 0                         ; Untyped                                                                           ;
; M                             ; 0                         ; Untyped                                                                           ;
; N                             ; 1                         ; Untyped                                                                           ;
; M2                            ; 1                         ; Untyped                                                                           ;
; N2                            ; 1                         ; Untyped                                                                           ;
; SS                            ; 1                         ; Untyped                                                                           ;
; C0_HIGH                       ; 0                         ; Untyped                                                                           ;
; C1_HIGH                       ; 0                         ; Untyped                                                                           ;
; C2_HIGH                       ; 0                         ; Untyped                                                                           ;
; C3_HIGH                       ; 0                         ; Untyped                                                                           ;
; C4_HIGH                       ; 0                         ; Untyped                                                                           ;
; C5_HIGH                       ; 0                         ; Untyped                                                                           ;
; C6_HIGH                       ; 0                         ; Untyped                                                                           ;
; C7_HIGH                       ; 0                         ; Untyped                                                                           ;
; C8_HIGH                       ; 0                         ; Untyped                                                                           ;
; C9_HIGH                       ; 0                         ; Untyped                                                                           ;
; C0_LOW                        ; 0                         ; Untyped                                                                           ;
; C1_LOW                        ; 0                         ; Untyped                                                                           ;
; C2_LOW                        ; 0                         ; Untyped                                                                           ;
; C3_LOW                        ; 0                         ; Untyped                                                                           ;
; C4_LOW                        ; 0                         ; Untyped                                                                           ;
; C5_LOW                        ; 0                         ; Untyped                                                                           ;
; C6_LOW                        ; 0                         ; Untyped                                                                           ;
; C7_LOW                        ; 0                         ; Untyped                                                                           ;
; C8_LOW                        ; 0                         ; Untyped                                                                           ;
; C9_LOW                        ; 0                         ; Untyped                                                                           ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; C0_PH                         ; 0                         ; Untyped                                                                           ;
; C1_PH                         ; 0                         ; Untyped                                                                           ;
; C2_PH                         ; 0                         ; Untyped                                                                           ;
; C3_PH                         ; 0                         ; Untyped                                                                           ;
; C4_PH                         ; 0                         ; Untyped                                                                           ;
; C5_PH                         ; 0                         ; Untyped                                                                           ;
; C6_PH                         ; 0                         ; Untyped                                                                           ;
; C7_PH                         ; 0                         ; Untyped                                                                           ;
; C8_PH                         ; 0                         ; Untyped                                                                           ;
; C9_PH                         ; 0                         ; Untyped                                                                           ;
; L0_HIGH                       ; 1                         ; Untyped                                                                           ;
; L1_HIGH                       ; 1                         ; Untyped                                                                           ;
; G0_HIGH                       ; 1                         ; Untyped                                                                           ;
; G1_HIGH                       ; 1                         ; Untyped                                                                           ;
; G2_HIGH                       ; 1                         ; Untyped                                                                           ;
; G3_HIGH                       ; 1                         ; Untyped                                                                           ;
; E0_HIGH                       ; 1                         ; Untyped                                                                           ;
; E1_HIGH                       ; 1                         ; Untyped                                                                           ;
; E2_HIGH                       ; 1                         ; Untyped                                                                           ;
; E3_HIGH                       ; 1                         ; Untyped                                                                           ;
; L0_LOW                        ; 1                         ; Untyped                                                                           ;
; L1_LOW                        ; 1                         ; Untyped                                                                           ;
; G0_LOW                        ; 1                         ; Untyped                                                                           ;
; G1_LOW                        ; 1                         ; Untyped                                                                           ;
; G2_LOW                        ; 1                         ; Untyped                                                                           ;
; G3_LOW                        ; 1                         ; Untyped                                                                           ;
; E0_LOW                        ; 1                         ; Untyped                                                                           ;
; E1_LOW                        ; 1                         ; Untyped                                                                           ;
; E2_LOW                        ; 1                         ; Untyped                                                                           ;
; E3_LOW                        ; 1                         ; Untyped                                                                           ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                           ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                           ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                           ;
; L0_PH                         ; 0                         ; Untyped                                                                           ;
; L1_PH                         ; 0                         ; Untyped                                                                           ;
; G0_PH                         ; 0                         ; Untyped                                                                           ;
; G1_PH                         ; 0                         ; Untyped                                                                           ;
; G2_PH                         ; 0                         ; Untyped                                                                           ;
; G3_PH                         ; 0                         ; Untyped                                                                           ;
; E0_PH                         ; 0                         ; Untyped                                                                           ;
; E1_PH                         ; 0                         ; Untyped                                                                           ;
; E2_PH                         ; 0                         ; Untyped                                                                           ;
; E3_PH                         ; 0                         ; Untyped                                                                           ;
; M_PH                          ; 0                         ; Untyped                                                                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                    ;
+-------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                  ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                                                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                                                                       ;
+----------------+------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                  ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------+
; Size_X         ; 111011001 ; Unsigned Binary                                                                                       ;
; Size_Y         ; 11110000  ; Unsigned Binary                                                                                       ;
; Screen_width   ; 101000000 ; Unsigned Binary                                                                                       ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
; Size_X         ; 101100110  ; Unsigned Binary                                                                                     ;
; Size_Y         ; 11110000   ; Unsigned Binary                                                                                     ;
; Screen_width   ; 0101000000 ; Unsigned Binary                                                                                     ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|die:die_instance ;
+----------------+-----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                             ;
+----------------+-----------+----------------------------------------------------------------------------------+
; head_x         ; 001101001 ; Unsigned Binary                                                                  ;
; head_y         ; 00111100  ; Unsigned Binary                                                                  ;
; Size_X         ; 001101110 ; Unsigned Binary                                                                  ;
; Size_Y         ; 01111000  ; Unsigned Binary                                                                  ;
+----------------+-----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; head_x         ; 001111110 ; Unsigned Binary                                                                    ;
; head_y         ; 00101000  ; Unsigned Binary                                                                    ;
; Size_X         ; 001000100 ; Unsigned Binary                                                                    ;
; Size_Y         ; 10100000  ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; head_x         ; 000000101 ; Unsigned Binary                                                                    ;
; head_y         ; 00001010  ; Unsigned Binary                                                                    ;
; Size_X         ; 000011110 ; Unsigned Binary                                                                    ;
; Size_Y         ; 00011110  ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|status:status_instance ;
+----------------+-----------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                   ;
+----------------+-----------+----------------------------------------------------------------------------------------+
; start_x        ; 000101000 ; Unsigned Binary                                                                        ;
; height         ; 00000110  ; Unsigned Binary                                                                        ;
; life_y         ; 00001010  ; Unsigned Binary                                                                        ;
; life_width     ; 001100100 ; Unsigned Binary                                                                        ;
; energy_width   ; 001010000 ; Unsigned Binary                                                                        ;
; energy_y       ; 00010100  ; Unsigned Binary                                                                        ;
+----------------+-----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|object:object_instance ;
+---------------------+-----------+-----------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                              ;
+---------------------+-----------+-----------------------------------------------------------------------------------+
; Size_X_ninja        ; 000011000 ; Unsigned Binary                                                                   ;
; Size_X_dart         ; 000000110 ; Unsigned Binary                                                                   ;
; Size_X_boom         ; 000001000 ; Unsigned Binary                                                                   ;
; Size_X_iceball      ; 000011110 ; Unsigned Binary                                                                   ;
; Size_X_icearrow     ; 000111000 ; Unsigned Binary                                                                   ;
; Size_X_bluehead     ; 000011000 ; Unsigned Binary                                                                   ;
; Size_X_skullhead    ; 000011100 ; Unsigned Binary                                                                   ;
; Size_X_lady         ; 000011001 ; Unsigned Binary                                                                   ;
; Size_X_fireball_hor ; 000100011 ; Unsigned Binary                                                                   ;
; Size_X_swampt       ; 000010100 ; Unsigned Binary                                                                   ;
; Size_X_zombie       ; 000011000 ; Unsigned Binary                                                                   ;
; Size_X_campfire     ; 000010011 ; Unsigned Binary                                                                   ;
; Size_X_campwood     ; 000101000 ; Unsigned Binary                                                                   ;
; Size_X_fireball     ; 000011000 ; Unsigned Binary                                                                   ;
; Size_Y_ninja        ; 00100000  ; Unsigned Binary                                                                   ;
; Size_Y_dart         ; 00000110  ; Unsigned Binary                                                                   ;
; Size_Y_boom         ; 00001000  ; Unsigned Binary                                                                   ;
; Size_Y_iceball      ; 00011110  ; Unsigned Binary                                                                   ;
; Size_Y_icearrow     ; 00001110  ; Unsigned Binary                                                                   ;
; Size_Y_bluehead     ; 00010100  ; Unsigned Binary                                                                   ;
; Size_Y_skullhead    ; 00011000  ; Unsigned Binary                                                                   ;
; Size_Y_lady         ; 00100010  ; Unsigned Binary                                                                   ;
; Size_Y_fireball_hor ; 00010100  ; Unsigned Binary                                                                   ;
; Size_Y_swampt       ; 00011110  ; Unsigned Binary                                                                   ;
; Size_Y_zombie       ; 00100010  ; Unsigned Binary                                                                   ;
; Size_Y_campfire     ; 00011110  ; Unsigned Binary                                                                   ;
; Size_Y_campwood     ; 00010101  ; Unsigned Binary                                                                   ;
; Size_Y_fireball     ; 00011000  ; Unsigned Binary                                                                   ;
+---------------------+-----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                               ;
+----------------+-----------+------------------------------------------------------------------------------------+
; Size_X         ; 100001110 ; Unsigned Binary                                                                    ;
; Size_Y         ; 11110000  ; Unsigned Binary                                                                    ;
+----------------+-----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; size_y         ; 240   ; Signed Integer                                                                                 ;
; size_x         ; 320   ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+----------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                           ;
+----------------+--------------------------------+----------------------------------------------------------------+
; INIT_FILE      ; final_soc_onchip_memory2_0.hex ; String                                                         ;
+----------------+--------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                 ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                              ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 2                              ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 4                              ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                              ;
; WIDTH_B                            ; 1                              ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                              ;
; INIT_FILE                          ; final_soc_onchip_memory2_0.hex ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 4                              ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vvg1                ; Untyped                                                              ;
+------------------------------------+--------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_003|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_005|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_006|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_007|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_008|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_009|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_010|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_011|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_012|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_013|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_014|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_015|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                        ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                        ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                        ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                 ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                 ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                           ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                        ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                     ;
; WIDTH_A                            ; 6                                            ; Untyped                                                                     ;
; WIDTHAD_A                          ; 17                                           ; Untyped                                                                     ;
; NUMWORDS_A                         ; 76800                                        ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                     ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                     ;
; INIT_FILE                          ; db/FinalProject.ram0_buffer_cd951201.hdl.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_dgd1                              ; Untyped                                                                     ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                        ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                     ;
; WIDTH_A                            ; 6                                            ; Untyped                                                                     ;
; WIDTHAD_A                          ; 17                                           ; Untyped                                                                     ;
; NUMWORDS_A                         ; 76800                                        ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                     ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                     ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                     ;
; INIT_FILE                          ; db/FinalProject.ram0_buffer_cd951201.hdl.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_dgd1                              ; Untyped                                                                     ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                                                                     ;
; LPM_WIDTHD             ; 9              ; Untyped                                                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                              ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                               ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                            ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                         ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                                                                      ;
; LPM_WIDTHD             ; 9              ; Untyped                                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                               ;
+------------------------+----------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                  ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                               ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                               ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                               ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                               ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                               ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                                                              ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                              ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                              ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                ;
; Entity Instance               ; final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                           ;
;     -- PLL_TYPE               ; AUTO                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                        ;
; Entity Instance            ; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 76800                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 5                                                                                                    ;
; Entity Instance                       ; final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                    ;
;     -- LPM_WIDTHB                     ; 7                                                                                                    ;
;     -- LPM_WIDTHP                     ; 15                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                   ;
; Entity Instance                       ; final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0                ;
;     -- LPM_WIDTHA                     ; 8                                                                                                    ;
;     -- LPM_WIDTHB                     ; 6                                                                                                    ;
;     -- LPM_WIDTHP                     ; 14                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                   ;
; Entity Instance                       ; final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0                    ;
;     -- LPM_WIDTHA                     ; 8                                                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                                                    ;
;     -- LPM_WIDTHP                     ; 17                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                   ;
; Entity Instance                       ; final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                                                    ;
;     -- LPM_WIDTHP                     ; 17                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                   ;
; Entity Instance                       ; final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                                                    ;
;     -- LPM_WIDTHP                     ; 17                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                   ;
+----------------+--------+----------+-----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                              ;
+----------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                   ;
+----------------+--------+----------+-----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                              ;
+----------------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                            ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:register_file_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:register_file_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+------------------------------------------+
; Port               ; Type   ; Severity ; Details                                  ;
+--------------------+--------+----------+------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                   ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                   ;
; areset             ; Input  ; Info     ; Stuck at GND                             ;
; locked             ; Output ; Info     ; Explicitly unconnected                   ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                   ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                             ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                             ;
; phasestep          ; Input  ; Info     ; Stuck at GND                             ;
; scanclk            ; Input  ; Info     ; Stuck at GND                             ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                             ;
; scandata           ; Input  ; Info     ; Stuck at GND                             ;
; configupdate       ; Input  ; Info     ; Stuck at GND                             ;
+--------------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                             ;
+---------------+--------+----------+-----------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                              ;
+---------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic"                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0"                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|reg_32:Regf_3" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; Load     ; Input ; Info     ; Stuck at VCC                                                ;
; D[31..1] ; Input ; Info     ; Stuck at GND                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0"                                                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; index ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance" ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; DrawX[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DrawY[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_soc:final_qsystem"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; keycode_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 235                         ;
; cycloneiii_ff         ; 3865                        ;
;     CLR               ; 676                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 2266                        ;
;     ENA CLR           ; 449                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 27                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 30                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 12                          ;
;     plain             ; 235                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 71806                       ;
;     arith             ; 796                         ;
;         2 data inputs ; 429                         ;
;         3 data inputs ; 367                         ;
;     normal            ; 71010                       ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 1723                        ;
;         3 data inputs ; 6705                        ;
;         4 data inputs ; 62474                       ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 34.30                       ;
; Average LUT depth     ; 20.65                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:19:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 31 07:57:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (10229): Verilog HDL Expression warning at status.sv(94): truncated literal to match 7 bits File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 94
Warning (10229): Verilog HDL Expression warning at status.sv(117): truncated literal to match 7 bits File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file status.sv
    Info (12023): Found entity 1: status File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v
    Info (12023): Found entity 1: final_soc File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_soc_irq_mapper File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux_001 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_mux File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux_002 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_rsp_demux File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux_002 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_mux File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux_001 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_cmd_demux File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_004_default_decode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_004 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_002 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_001_default_decode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router_001 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_soc_mm_interconnect_0_router_default_decode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_soc_mm_interconnect_0_router File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: final_soc_sysid_qsys_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v
    Info (12023): Found entity 1: final_soc_sdram_pll_dffpipe_l2c File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: final_soc_sdram_pll_stdsync_sv6 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: final_soc_sdram_pll_altpll_lqa2 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: final_soc_sdram_pll File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v
    Info (12023): Found entity 1: final_soc_sdram_input_efifo_module File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 21
    Info (12023): Found entity 2: final_soc_sdram File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_data.v
    Info (12023): Found entity 1: final_soc_otg_hpi_data File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: final_soc_otg_hpi_cs File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_otg_hpi_address.v
    Info (12023): Found entity 1: final_soc_otg_hpi_address File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: final_soc_onchip_memory2_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: final_soc_nios2_gen2_0_cpu File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_keycode.v
    Info (12023): Found entity 1: final_soc_keycode File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file final_soc/synthesis/submodules/final_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_soc_jtag_uart_0_sim_scfifo_w File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: final_soc_jtag_uart_0_scfifo_w File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: final_soc_jtag_uart_0_sim_scfifo_r File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: final_soc_jtag_uart_0_scfifo_r File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: final_soc_jtag_uart_0 File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/regfile_ghost.sv
    Info (12023): Found entity 1: RegFile_ghost File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/RegFile_ghost.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: E:/Study/ECE385lab/FinalProject/Project/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: E:/Study/ECE385lab/FinalProject/Project/VGA_controller.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file reg_32.sv
    Info (12023): Found entity 1: reg_32 File: E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv Line: 1
    Info (12023): Found entity 2: reg_8 File: E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: E:/Study/ECE385lab/FinalProject/Project/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: hexdriver File: E:/Study/ECE385lab/FinalProject/Project/HexDriver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file final_toplevel.sv
    Info (12023): Found entity 1: final_toplevel File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_ghost.sv
    Info (12023): Found entity 1: RegFile_ghost File: E:/Study/ECE385lab/FinalProject/Project/RegFile_ghost.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.sv
    Info (12023): Found entity 1: framebuffer File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file buffer.sv
    Info (12023): Found entity 1: buffer File: E:/Study/ECE385lab/FinalProject/Project/buffer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file palette.sv
    Info (12023): Found entity 1: palette File: E:/Study/ECE385lab/FinalProject/Project/palette.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file background.sv
    Info (12023): Found entity 1: background_back File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 1
    Info (12023): Found entity 2: background_front File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file object.sv
    Info (12023): Found entity 1: object File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file icon.sv
    Info (12023): Found entity 1: icon File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file boss.sv
    Info (12023): Found entity 1: boss File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file die.sv
    Info (12023): Found entity 1: die File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file kill.sv
    Info (12023): Found entity 1: kill File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 682
Info (12127): Elaborating entity "final_toplevel" for the top level hierarchy
Warning (10034): Output port "LEDG" at final_toplevel.sv(14) has no driver File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
Warning (10034): Output port "LEDR[17..3]" at final_toplevel.sv(15) has no driver File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
Info (12128): Elaborating entity "final_soc" for hierarchy "final_soc:final_qsystem" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 87
Info (12128): Elaborating entity "RegFile" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 142
Warning (10030): Net "Data[61..48]" at RegFile.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 15
Info (12128): Elaborating entity "vga_clk" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component" File: E:/Study/ECE385lab/FinalProject/Project/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component" File: E:/Study/ECE385lab/FinalProject/Project/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: E:/Study/ECE385lab/FinalProject/Project/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: e:/quatusprime/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "reg_32" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 90
Info (12128): Elaborating entity "reg_8" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|reg_32:Reg_clock|reg_8:Reg8_m0" File: E:/Study/ECE385lab/FinalProject/Project/Reg_32.sv Line: 7
Info (12128): Elaborating entity "VGA_controller" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|VGA_controller:vga_controller_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 92
Info (12128): Elaborating entity "background_front" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 94
Warning (10230): Verilog HDL assignment warning at background.sv(90): truncated value with size 10 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 90
Warning (10230): Verilog HDL assignment warning at background.sv(104): truncated value with size 13 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 104
Warning (10230): Verilog HDL assignment warning at background.sv(139): truncated value with size 9 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 139
Warning (10030): Net "rom_front.data_a" at background.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 92
Warning (10030): Net "rom_front.waddr_a" at background.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 92
Warning (10030): Net "rom_front.we_a" at background.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 92
Info (12128): Elaborating entity "background_back" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 95
Warning (10230): Verilog HDL assignment warning at background.sv(26): truncated value with size 13 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 26
Warning (10030): Net "rom_back.data_a" at background.sv(14) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 14
Warning (10030): Net "rom_back.waddr_a" at background.sv(14) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 14
Warning (10030): Net "rom_back.we_a" at background.sv(14) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 14
Info (12128): Elaborating entity "die" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 96
Warning (10230): Verilog HDL assignment warning at die.sv(60): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 60
Warning (10230): Verilog HDL assignment warning at die.sv(63): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 63
Warning (10030): Net "rom.data_a" at die.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 15
Warning (10030): Net "rom.waddr_a" at die.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 15
Warning (10030): Net "rom.we_a" at die.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 15
Info (12128): Elaborating entity "kill" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 97
Warning (10230): Verilog HDL assignment warning at kill.sv(60): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 60
Warning (10230): Verilog HDL assignment warning at kill.sv(63): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 63
Warning (10030): Net "rom.data_a" at kill.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 15
Warning (10030): Net "rom.waddr_a" at kill.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 15
Warning (10030): Net "rom.we_a" at kill.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 15
Info (12128): Elaborating entity "icon" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 99
Warning (10230): Verilog HDL assignment warning at icon.sv(60): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 60
Warning (10230): Verilog HDL assignment warning at icon.sv(63): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 63
Warning (10030): Net "rom.data_a" at icon.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 15
Warning (10030): Net "rom.waddr_a" at icon.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 15
Warning (10030): Net "rom.we_a" at icon.sv(15) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 15
Info (12128): Elaborating entity "status" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|status:status_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 100
Warning (10230): Verilog HDL assignment warning at status.sv(68): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 68
Warning (10230): Verilog HDL assignment warning at status.sv(71): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 71
Warning (10230): Verilog HDL assignment warning at status.sv(85): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 85
Warning (10230): Verilog HDL assignment warning at status.sv(88): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 88
Warning (10230): Verilog HDL assignment warning at status.sv(101): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 101
Warning (10230): Verilog HDL assignment warning at status.sv(105): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 105
Warning (10230): Verilog HDL assignment warning at status.sv(126): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 126
Warning (10230): Verilog HDL assignment warning at status.sv(130): truncated value with size 32 to match size of target (9) File: E:/Study/ECE385lab/FinalProject/Project/status.sv Line: 130
Info (12128): Elaborating entity "object" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 101
Warning (10850): Verilog HDL warning at object.sv(117): number of words (100) in memory file does not match the number of elements in the address range [0:63] File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 117
Warning (10850): Verilog HDL warning at object.sv(118): number of words (100) in memory file does not match the number of elements in the address range [0:63] File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 118
Warning (10850): Verilog HDL warning at object.sv(122): number of words (480) in memory file does not match the number of elements in the address range [0:35] File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 122
Warning (10030): Net "rom_ninja_stand1.data_a" at object.sv(49) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 49
Warning (10030): Net "rom_ninja_stand1.waddr_a" at object.sv(49) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 49
Warning (10030): Net "rom_ninja_stand2.data_a" at object.sv(50) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 50
Warning (10030): Net "rom_ninja_stand2.waddr_a" at object.sv(50) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 50
Warning (10030): Net "rom_ninja_air.data_a" at object.sv(51) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 51
Warning (10030): Net "rom_ninja_air.waddr_a" at object.sv(51) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 51
Warning (10030): Net "rom_ninja_kneel.data_a" at object.sv(52) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 52
Warning (10030): Net "rom_ninja_kneel.waddr_a" at object.sv(52) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 52
Warning (10030): Net "rom_ninja_dead.data_a" at object.sv(53) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 53
Warning (10030): Net "rom_ninja_dead.waddr_a" at object.sv(53) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 53
Warning (10030): Net "rom_ninja_throw.data_a" at object.sv(54) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 54
Warning (10030): Net "rom_ninja_throw.waddr_a" at object.sv(54) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 54
Warning (10030): Net "rom_ninja_squat.data_a" at object.sv(55) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 55
Warning (10030): Net "rom_ninja_squat.waddr_a" at object.sv(55) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 55
Warning (10030): Net "rom_ninja_run1.data_a" at object.sv(56) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 56
Warning (10030): Net "rom_ninja_run1.waddr_a" at object.sv(56) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 56
Warning (10030): Net "rom_ninja_run2.data_a" at object.sv(57) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 57
Warning (10030): Net "rom_ninja_run2.waddr_a" at object.sv(57) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 57
Warning (10030): Net "rom_ninja_run3.data_a" at object.sv(58) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 58
Warning (10030): Net "rom_ninja_run3.waddr_a" at object.sv(58) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 58
Warning (10030): Net "rom_ninja_run4.data_a" at object.sv(59) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 59
Warning (10030): Net "rom_ninja_run4.waddr_a" at object.sv(59) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 59
Warning (10030): Net "rom_ninja_spin1.data_a" at object.sv(60) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 60
Warning (10030): Net "rom_ninja_spin1.waddr_a" at object.sv(60) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 60
Warning (10030): Net "rom_ninja_spin2.data_a" at object.sv(61) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 61
Warning (10030): Net "rom_ninja_spin2.waddr_a" at object.sv(61) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 61
Warning (10030): Net "rom_ninja_spin3.data_a" at object.sv(62) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 62
Warning (10030): Net "rom_ninja_spin3.waddr_a" at object.sv(62) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 62
Warning (10030): Net "rom_ninja_spin4.data_a" at object.sv(63) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 63
Warning (10030): Net "rom_ninja_spin4.waddr_a" at object.sv(63) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 63
Warning (10030): Net "rom_dart1.data_a" at object.sv(67) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 67
Warning (10030): Net "rom_dart1.waddr_a" at object.sv(67) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 67
Warning (10030): Net "rom_dart2.data_a" at object.sv(68) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 68
Warning (10030): Net "rom_dart2.waddr_a" at object.sv(68) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 68
Warning (10030): Net "rom_boom1.data_a" at object.sv(69) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 69
Warning (10030): Net "rom_boom1.waddr_a" at object.sv(69) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 69
Warning (10030): Net "rom_boom2.data_a" at object.sv(70) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 70
Warning (10030): Net "rom_boom2.waddr_a" at object.sv(70) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 70
Warning (10030): Net "rom_iceball.data_a" at object.sv(71) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 71
Warning (10030): Net "rom_iceball.waddr_a" at object.sv(71) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 71
Warning (10030): Net "rom_icearrow.data_a" at object.sv(72) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 72
Warning (10030): Net "rom_icearrow.waddr_a" at object.sv(72) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 72
Warning (10030): Net "rom_bluehead1.data_a" at object.sv(73) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 73
Warning (10030): Net "rom_bluehead1.waddr_a" at object.sv(73) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 73
Warning (10030): Net "rom_bluehead2.data_a" at object.sv(74) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 74
Warning (10030): Net "rom_bluehead2.waddr_a" at object.sv(74) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 74
Warning (10030): Net "rom_skullhead1.data_a" at object.sv(75) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 75
Warning (10030): Net "rom_skullhead1.waddr_a" at object.sv(75) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 75
Warning (10030): Net "rom_skullhead2.data_a" at object.sv(76) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 76
Warning (10030): Net "rom_skullhead2.waddr_a" at object.sv(76) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 76
Warning (10030): Net "rom_lady1.data_a" at object.sv(77) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 77
Warning (10030): Net "rom_lady1.waddr_a" at object.sv(77) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 77
Warning (10030): Net "rom_lady2.data_a" at object.sv(78) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 78
Warning (10030): Net "rom_lady2.waddr_a" at object.sv(78) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 78
Warning (10030): Net "rom_swampt1.data_a" at object.sv(79) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 79
Warning (10030): Net "rom_swampt1.waddr_a" at object.sv(79) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 79
Warning (10030): Net "rom_swampt2.data_a" at object.sv(80) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 80
Warning (10030): Net "rom_swampt2.waddr_a" at object.sv(80) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 80
Warning (10030): Net "rom_swampt3.data_a" at object.sv(81) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 81
Warning (10030): Net "rom_swampt3.waddr_a" at object.sv(81) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 81
Warning (10030): Net "rom_zombie1.data_a" at object.sv(82) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 82
Warning (10030): Net "rom_zombie1.waddr_a" at object.sv(82) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 82
Warning (10030): Net "rom_zombie2.data_a" at object.sv(83) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 83
Warning (10030): Net "rom_zombie2.waddr_a" at object.sv(83) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 83
Warning (10030): Net "rom_zombie3.data_a" at object.sv(84) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 84
Warning (10030): Net "rom_zombie3.waddr_a" at object.sv(84) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 84
Warning (10030): Net "rom_campfire1.data_a" at object.sv(85) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 85
Warning (10030): Net "rom_campfire1.waddr_a" at object.sv(85) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 85
Warning (10030): Net "rom_campfire2.data_a" at object.sv(86) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 86
Warning (10030): Net "rom_campfire2.waddr_a" at object.sv(86) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 86
Warning (10030): Net "rom_campfire3.data_a" at object.sv(87) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 87
Warning (10030): Net "rom_campfire3.waddr_a" at object.sv(87) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 87
Warning (10030): Net "rom_campfire4.data_a" at object.sv(88) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 88
Warning (10030): Net "rom_campfire4.waddr_a" at object.sv(88) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 88
Warning (10030): Net "rom_campfire5.data_a" at object.sv(89) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 89
Warning (10030): Net "rom_campfire5.waddr_a" at object.sv(89) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 89
Warning (10030): Net "rom_campfire6.data_a" at object.sv(90) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 90
Warning (10030): Net "rom_campfire6.waddr_a" at object.sv(90) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 90
Warning (10030): Net "rom_campwood1.data_a" at object.sv(91) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 91
Warning (10030): Net "rom_campwood1.waddr_a" at object.sv(91) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 91
Warning (10030): Net "rom_campwood2.data_a" at object.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 92
Warning (10030): Net "rom_campwood2.waddr_a" at object.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 92
Warning (10030): Net "rom_fireball1.data_a" at object.sv(93) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 93
Warning (10030): Net "rom_fireball1.waddr_a" at object.sv(93) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 93
Warning (10030): Net "rom_fireball2.data_a" at object.sv(94) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 94
Warning (10030): Net "rom_fireball2.waddr_a" at object.sv(94) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 94
Warning (10030): Net "rom_fireball3.data_a" at object.sv(95) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 95
Warning (10030): Net "rom_fireball3.waddr_a" at object.sv(95) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 95
Warning (10030): Net "rom_fireball4.data_a" at object.sv(96) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 96
Warning (10030): Net "rom_fireball4.waddr_a" at object.sv(96) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 96
Warning (10030): Net "rom_ninja_stand1.we_a" at object.sv(49) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 49
Warning (10030): Net "rom_ninja_stand2.we_a" at object.sv(50) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 50
Warning (10030): Net "rom_ninja_air.we_a" at object.sv(51) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 51
Warning (10030): Net "rom_ninja_kneel.we_a" at object.sv(52) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 52
Warning (10030): Net "rom_ninja_dead.we_a" at object.sv(53) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 53
Warning (10030): Net "rom_ninja_throw.we_a" at object.sv(54) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 54
Warning (10030): Net "rom_ninja_squat.we_a" at object.sv(55) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 55
Warning (10030): Net "rom_ninja_run1.we_a" at object.sv(56) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 56
Warning (10030): Net "rom_ninja_run2.we_a" at object.sv(57) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 57
Warning (10030): Net "rom_ninja_run3.we_a" at object.sv(58) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 58
Warning (10030): Net "rom_ninja_run4.we_a" at object.sv(59) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 59
Warning (10030): Net "rom_ninja_spin1.we_a" at object.sv(60) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 60
Warning (10030): Net "rom_ninja_spin2.we_a" at object.sv(61) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 61
Warning (10030): Net "rom_ninja_spin3.we_a" at object.sv(62) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 62
Warning (10030): Net "rom_ninja_spin4.we_a" at object.sv(63) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 63
Warning (10030): Net "rom_dart1.we_a" at object.sv(67) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 67
Warning (10030): Net "rom_dart2.we_a" at object.sv(68) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 68
Warning (10030): Net "rom_boom1.we_a" at object.sv(69) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 69
Warning (10030): Net "rom_boom2.we_a" at object.sv(70) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 70
Warning (10030): Net "rom_iceball.we_a" at object.sv(71) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 71
Warning (10030): Net "rom_icearrow.we_a" at object.sv(72) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 72
Warning (10030): Net "rom_bluehead1.we_a" at object.sv(73) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 73
Warning (10030): Net "rom_bluehead2.we_a" at object.sv(74) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 74
Warning (10030): Net "rom_skullhead1.we_a" at object.sv(75) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 75
Warning (10030): Net "rom_skullhead2.we_a" at object.sv(76) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 76
Warning (10030): Net "rom_lady1.we_a" at object.sv(77) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 77
Warning (10030): Net "rom_lady2.we_a" at object.sv(78) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 78
Warning (10030): Net "rom_swampt1.we_a" at object.sv(79) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 79
Warning (10030): Net "rom_swampt2.we_a" at object.sv(80) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 80
Warning (10030): Net "rom_swampt3.we_a" at object.sv(81) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 81
Warning (10030): Net "rom_zombie1.we_a" at object.sv(82) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 82
Warning (10030): Net "rom_zombie2.we_a" at object.sv(83) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 83
Warning (10030): Net "rom_zombie3.we_a" at object.sv(84) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 84
Warning (10030): Net "rom_campfire1.we_a" at object.sv(85) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 85
Warning (10030): Net "rom_campfire2.we_a" at object.sv(86) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 86
Warning (10030): Net "rom_campfire3.we_a" at object.sv(87) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 87
Warning (10030): Net "rom_campfire4.we_a" at object.sv(88) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 88
Warning (10030): Net "rom_campfire5.we_a" at object.sv(89) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 89
Warning (10030): Net "rom_campfire6.we_a" at object.sv(90) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 90
Warning (10030): Net "rom_campwood1.we_a" at object.sv(91) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 91
Warning (10030): Net "rom_campwood2.we_a" at object.sv(92) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 92
Warning (10030): Net "rom_fireball1.we_a" at object.sv(93) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 93
Warning (10030): Net "rom_fireball2.we_a" at object.sv(94) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 94
Warning (10030): Net "rom_fireball3.we_a" at object.sv(95) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 95
Warning (10030): Net "rom_fireball4.we_a" at object.sv(96) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 96
Info (12128): Elaborating entity "boss" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 102
Warning (10030): Net "rom_boss0.data_a" at boss.sv(19) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 19
Warning (10030): Net "rom_boss0.waddr_a" at boss.sv(19) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 19
Warning (10030): Net "rom_boss4.data_a" at boss.sv(23) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 23
Warning (10030): Net "rom_boss4.waddr_a" at boss.sv(23) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 23
Warning (10030): Net "rom_boss0.we_a" at boss.sv(19) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 19
Warning (10030): Net "rom_boss4.we_a" at boss.sv(23) has no driver or initial value, using a default initial value '0' File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 23
Info (12128): Elaborating entity "framebuffer" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 108
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(23): truncated value with size 32 to match size of target (17) File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 23
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(27): truncated value with size 32 to match size of target (17) File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 27
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(30): truncated value with size 32 to match size of target (17) File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 30
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(34): truncated value with size 32 to match size of target (17) File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 34
Info (12128): Elaborating entity "buffer" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1" File: E:/Study/ECE385lab/FinalProject/Project/framebuffer.sv Line: 17
Info (12128): Elaborating entity "palette" for hierarchy "final_soc:final_qsystem|RegFile:register_file_0|palette:palette_m0" File: E:/Study/ECE385lab/FinalProject/Project/RegFile.sv Line: 109
Warning (10230): Verilog HDL assignment warning at palette.sv(8): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/palette.sv Line: 8
Warning (10230): Verilog HDL assignment warning at palette.sv(9): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/palette.sv Line: 9
Warning (10230): Verilog HDL assignment warning at palette.sv(10): truncated value with size 32 to match size of target (8) File: E:/Study/ECE385lab/FinalProject/Project/palette.sv Line: 10
Info (12128): Elaborating entity "final_soc_jtag_uart_0" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 155
Info (12128): Elaborating entity "final_soc_jtag_uart_0_scfifo_w" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: E:/Study/ECE385lab/FinalProject/Project/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: e:/quatusprime/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: E:/Study/ECE385lab/FinalProject/Project/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/Study/ECE385lab/FinalProject/Project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: E:/Study/ECE385lab/FinalProject/Project/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: E:/Study/ECE385lab/FinalProject/Project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: E:/Study/ECE385lab/FinalProject/Project/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: E:/Study/ECE385lab/FinalProject/Project/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "final_soc_jtag_uart_0_scfifo_r" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: e:/quatusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:final_qsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_keycode" for hierarchy "final_soc:final_qsystem|final_soc_keycode:keycode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 166
Info (12128): Elaborating entity "final_soc_nios2_gen2_0" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 195
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_test_bench:the_final_soc_nios2_gen2_0_cpu_test_bench" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_a_module:final_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_register_bank_b_module:final_soc_nios2_gen2_0_cpu_register_bank_b" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_break:the_final_soc_nios2_gen2_0_cpu_nios2_oci_break" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:final_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo|final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_final_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_oci_im:the_final_soc_nios2_gen2_0_cpu_nios2_oci_im" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_nios2_ocimem:the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:final_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_tck:the_final_soc_nios2_gen2_0_cpu_debug_slave_tck" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy" File: e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: e:/quatusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_soc:final_qsystem|final_soc_nios2_gen2_0:nios2_gen2_0|final_soc_nios2_gen2_0_cpu:cpu|final_soc_nios2_gen2_0_cpu_nios2_oci:the_final_soc_nios2_gen2_0_cpu_nios2_oci|final_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: e:/quatusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_soc_onchip_memory2_0" for hierarchy "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 209
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vvg1.tdf
    Info (12023): Found entity 1: altsyncram_vvg1 File: E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_vvg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vvg1" for hierarchy "final_soc:final_qsystem|final_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vvg1:auto_generated" File: e:/quatusprime/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_soc_otg_hpi_address" for hierarchy "final_soc:final_qsystem|final_soc_otg_hpi_address:otg_hpi_address" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 220
Info (12128): Elaborating entity "final_soc_otg_hpi_cs" for hierarchy "final_soc:final_qsystem|final_soc_otg_hpi_cs:otg_hpi_cs" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 231
Info (12128): Elaborating entity "final_soc_otg_hpi_data" for hierarchy "final_soc:final_qsystem|final_soc_otg_hpi_data:otg_hpi_data" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 243
Info (12128): Elaborating entity "final_soc_sdram" for hierarchy "final_soc:final_qsystem|final_soc_sdram:sdram" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 299
Info (12128): Elaborating entity "final_soc_sdram_input_efifo_module" for hierarchy "final_soc:final_qsystem|final_soc_sdram:sdram|final_soc_sdram_input_efifo_module:the_final_soc_sdram_input_efifo_module" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 298
Info (12128): Elaborating entity "final_soc_sdram_pll" for hierarchy "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 323
Info (12128): Elaborating entity "final_soc_sdram_pll_stdsync_sv6" for hierarchy "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "final_soc_sdram_pll_dffpipe_l2c" for hierarchy "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_stdsync_sv6:stdsync2|final_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "final_soc_sdram_pll_altpll_lqa2" for hierarchy "final_soc:final_qsystem|final_soc_sdram_pll:sdram_pll|final_soc_sdram_pll_altpll_lqa2:sd1" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "final_soc_sysid_qsys_0" for hierarchy "final_soc:final_qsystem|final_soc_sysid_qsys_0:sysid_qsys_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 330
Info (12128): Elaborating entity "final_soc_mm_interconnect_0" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 430
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1109
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1233
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:register_file_0_avalon_slave_0_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1361
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1489
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1553
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1617
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 1681
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2146
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2227
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2311
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 2352
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3102
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 3143
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4034
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router:router|final_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_001" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4050
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001|final_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4066
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_002:router_002|final_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_004" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4098
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_router_004_default_decode" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_004:router_004|final_soc_mm_interconnect_0_router_004_default_decode:the_default_decode" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4369
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4410
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4427
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_cmd_mux_002" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4467
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4695
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_demux_002" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 4735
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5041
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5082
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5116
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v Line: 5247
Info (12128): Elaborating entity "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_soc_irq_mapper" for hierarchy "final_soc:final_qsystem|final_soc_irq_mapper:irq_mapper" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 437
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_qsystem|altera_reset_controller:rst_controller" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 500
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_soc:final_qsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_qsystem|altera_reset_controller:rst_controller_001" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 563
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_soc:final_qsystem|altera_reset_controller:rst_controller_002" File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/final_soc.v Line: 626
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 119
Info (12128): Elaborating entity "hexdriver" for hierarchy "hexdriver:hexdrv0" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 133
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.30.21:01:34 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Study/ECE385lab/FinalProject/Project/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 53 instances of uninferred RAM logic
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|rom_front" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 92
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|rom_back" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 14
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|icon:icon_instance|rom" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/icon.sv Line: 15
    Info (276004): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_dart1" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 67
    Info (276004): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_dart2" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 68
    Info (276004): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_boom1" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 69
    Info (276004): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_boom2" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 70
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_iceball" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 71
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_icearrow" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 72
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_bluehead1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 73
    Info (276004): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_bluehead2" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 74
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_skullhead1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 75
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_skullhead2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 76
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_lady1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 77
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_lady2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 78
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_fireball1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 93
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_fireball2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 94
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_fireball3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 95
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_fireball4" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 96
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_stand2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 50
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_stand1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 49
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_spin1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 60
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_spin2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 61
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_spin3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 62
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_spin4" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 63
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_run1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 56
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_run2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 57
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_run3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 58
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_run4" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 59
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_air" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 51
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_kneel" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 52
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_dead" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 53
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_throw" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 54
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_ninja_squat" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 55
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_swampt1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 79
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_swampt2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 80
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_swampt3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 81
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_zombie1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 82
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_zombie2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 83
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_zombie3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 84
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 85
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 86
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire3" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 87
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire4" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 88
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire5" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 89
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campfire6" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 90
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campwood1" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 91
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|rom_campwood2" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 92
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|rom" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 15
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|rom_boss0" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 19
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|rom_boss4" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 23
    Info (276007): RAM logic "final_soc:final_qsystem|RegFile:register_file_0|kill:kill_instance|rom" is uninferred due to asynchronous read logic File: E:/Study/ECE385lab/FinalProject/Project/kill.sv Line: 15
    Info (276004): RAM logic "final_soc:final_qsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (113520) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_front_87db672b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (85920) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_background_back_6e762150.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_icon_3ba8cc.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram15_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram16_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram19_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram20_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (480) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram21_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram22_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (672) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram23_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (672) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram24_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (850) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram25_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (850) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram26_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram41_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram42_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (700) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram43_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (700) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram44_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram11_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram12_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram13_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram14_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram7_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram8_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram9_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram10_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram3_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram4_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram5_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram6_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (768) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram2_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram27_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram28_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (600) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram29_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram30_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram31_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (816) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram32_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram33_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram34_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram35_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram36_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram37_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (570) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram38_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (840) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram39_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (840) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram40_object_e447306b.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (13200) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_die_1bd18.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (64800) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_boss_336c20.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (64800) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram1_boss_336c20.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (10880) in the Memory Initialization File "E:/Study/ECE385lab/FinalProject/Project/db/FinalProject.ram0_kill_362e3b.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_buffer_cd951201.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FinalProject.ram0_buffer_cd951201.hdl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|Mod0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 26
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|Mult0" File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 71
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|Mult0" File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 375
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|Mult0" File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 136
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|Mod0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|Mult0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 148
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|Mult0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 70
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|framebuffer:framebuffer_m0|buffer:buffer1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FinalProject.ram0_buffer_cd951201.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgd1.tdf
    Info (12023): Found entity 1: altsyncram_dgd1 File: E:/Study/ECE385lab/FinalProject/Project/db/altsyncram_dgd1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua File: E:/Study/ECE385lab/FinalProject/Project/db/decode_5ua.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a File: E:/Study/ECE385lab/FinalProject/Project/db/decode_u9a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: E:/Study/ECE385lab/FinalProject/Project/db/mux_job.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 26
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_divide:Mod0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm File: E:/Study/ECE385lab/FinalProject/Project/db/lpm_divide_7bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: E:/Study/ECE385lab/FinalProject/Project/db/sign_div_unsign_slh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: E:/Study/ECE385lab/FinalProject/Project/db/alt_u_div_c7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/Study/ECE385lab/FinalProject/Project/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/Study/ECE385lab/FinalProject/Project/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 71
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/die.sv Line: 71
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: E:/Study/ECE385lab/FinalProject/Project/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|die:die_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0" File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 375
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|object:object_instance|lpm_mult:Mult0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/object.sv Line: 375
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at File: E:/Study/ECE385lab/FinalProject/Project/db/mult_6at.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 136
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/boss.sv Line: 136
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: E:/Study/ECE385lab/FinalProject/Project/db/add_sub_mgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|boss:boss_instance|lpm_mult:Mult0" File: e:/quatusprime/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 104
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_divide:Mod0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 148
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|background_front:backgroundf_instance|lpm_mult:Mult0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 148
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0" File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 70
Info (12133): Instantiated megafunction "final_soc:final_qsystem|RegFile:register_file_0|background_back:backgroundb_instance|lpm_mult:Mult0" with the following parameter: File: E:/Study/ECE385lab/FinalProject/Project/background.sv Line: 70
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Study/ECE385lab/FinalProject/Project/final_soc/synthesis/submodules/final_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 14
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 15
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 16
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 16
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 17
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 17
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 18
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 18
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 19
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 19
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 20
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 21
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 21
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 39
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 138 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Study/ECE385lab/FinalProject/Project/output_files/FinalProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "OTG_INT" File: E:/Study/ECE385lab/FinalProject/Project/final_toplevel.sv Line: 51
Info (21057): Implemented 75122 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 74654 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 5652 megabytes
    Info: Processing ended: Thu Dec 31 08:21:30 2020
    Info: Elapsed time: 00:23:46
    Info: Total CPU time (on all processors): 00:23:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Study/ECE385lab/FinalProject/Project/output_files/FinalProject.map.smsg.


