{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519833704794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519833704794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:31:44 2018 " "Processing started: Wed Feb 28 21:31:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519833704794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1519833704794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImageSample -c ImageSample --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImageSample -c ImageSample --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1519833704794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1519833705162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1519833705162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file communication/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "communication/transmitter.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/communication/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file communication/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "communication/receiver.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/communication/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file communication/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "communication/buadrate.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/communication/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.v 1 1 " "Found 1 design units, including 1 entities, in source file a.v" { { "Info" "ISGN_ENTITY_NAME" "1 and1 " "Found entity 1: and1" {  } { { "a.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/dram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "memory/dram.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/memory/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication/uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file communication/uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "communication/uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/communication/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519833716611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519833716611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1519833716813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(52) " "Verilog HDL assignment warning at alu.v(52): truncated value with size 32 to match size of target (17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1519833716900 "|alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(19) " "Verilog HDL Case Statement warning at alu.v(19): incomplete case statement has no default case item" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1519833716901 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cbus alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"Cbus\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519833716901 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(17) " "Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519833716901 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.v(17) " "Inferred latch for \"z\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716901 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[0\] alu.v(17) " "Inferred latch for \"Cbus\[0\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716901 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[1\] alu.v(17) " "Inferred latch for \"Cbus\[1\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716904 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[2\] alu.v(17) " "Inferred latch for \"Cbus\[2\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716904 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[3\] alu.v(17) " "Inferred latch for \"Cbus\[3\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716904 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[4\] alu.v(17) " "Inferred latch for \"Cbus\[4\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716904 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[5\] alu.v(17) " "Inferred latch for \"Cbus\[5\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716904 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[6\] alu.v(17) " "Inferred latch for \"Cbus\[6\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716906 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[7\] alu.v(17) " "Inferred latch for \"Cbus\[7\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716906 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[8\] alu.v(17) " "Inferred latch for \"Cbus\[8\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716906 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[9\] alu.v(17) " "Inferred latch for \"Cbus\[9\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716906 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[10\] alu.v(17) " "Inferred latch for \"Cbus\[10\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716906 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[11\] alu.v(17) " "Inferred latch for \"Cbus\[11\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[12\] alu.v(17) " "Inferred latch for \"Cbus\[12\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[13\] alu.v(17) " "Inferred latch for \"Cbus\[13\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[14\] alu.v(17) " "Inferred latch for \"Cbus\[14\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[15\] alu.v(17) " "Inferred latch for \"Cbus\[15\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716907 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cbus\[16\] alu.v(17) " "Inferred latch for \"Cbus\[16\]\" at alu.v(17)" {  } { { "cpu/alu.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Main_Code/cpu/alu.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519833716908 "|alu"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519833717441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:31:57 2018 " "Processing ended: Wed Feb 28 21:31:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519833717441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519833717441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519833717441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1519833717441 ""}
