

================================================================
== Vivado HLS Report for 'threshold'
================================================================
* Date:           Thu Jun 01 00:37:46 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  5400042|  5400042|  5400042|  5400042|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  5400001|  5400001|        11|          9|          1|  600000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     30|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1911|   1775|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    227|
|Register         |        -|      -|     223|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    2134|   2032|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |detect_calls_faddcud_U10  |detect_calls_faddcud  |        0|      2|   324|   424|
    |detect_calls_fdiveOg_U12  |detect_calls_fdiveOg  |        0|      0|  1436|  1026|
    |detect_calls_fmuldEe_U11  |detect_calls_fmuldEe  |        0|      3|   151|   325|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|      5|  1911|  1775|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_98_p2       |     +    |      0|  0|  20|          20|           1|
    |ap_block_state3    |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_92_p2  |   icmp   |      0|  0|   7|          20|          20|
    |ap_block_state1    |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  30|          43|          24|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |amplitude_V_blk_n  |   1|          2|    1|          2|
    |ap_NS_fsm          |  90|         51|    1|         51|
    |grp_fu_80_p0       |  32|          3|   32|         96|
    |grp_fu_80_p1       |  32|          3|   32|         96|
    |i_phi_fu_68_p4     |  20|          2|   20|         40|
    |i_reg_64           |  20|          2|   20|         40|
    |sum_reg_52         |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 227|         65|  138|        389|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  50|   0|   50|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_reg_104  |   1|   0|    1|          0|
    |exitcond_reg_104                            |   1|   0|    1|          0|
    |i_1_reg_108                                 |  20|   0|   20|          0|
    |i_reg_64                                    |  20|   0|   20|          0|
    |sum_reg_52                                  |  32|   0|   32|          0|
    |tmp_1_reg_128                               |  32|   0|   32|          0|
    |tmp_2_reg_113                               |  32|   0|   32|          0|
    |tmp_reg_123                                 |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 223|   0|  223|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   threshold  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   threshold  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   threshold  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   threshold  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   threshold  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   threshold  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   threshold  | return value |
|ap_return            | out |   32| ap_ctrl_hs |   threshold  | return value |
|amplitude_V_dout     |  in |   32|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_empty_n  |  in |    1|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_read     | out |    1|   ap_fifo  |  amplitude_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

