#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 10 17:04:22 2023
# Process ID: 16521
# Current directory: /home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif
# Command line: xsim -mode tcl -source {xsim.dir/top/xsim_script.tcl}
# Log file: /home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/xsim.log
# Journal file: /home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/xsim.jou
# Running On: razu-ahamed, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 4, Host memory: 16497 MB
#-----------------------------------------------------------
source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
[7;38m####################### TEST STARTED #######################[0m
i_cache_mem[PCF+i] = xx
i_cache_mem[PCF+i] = xx
i_cache_mem[PCF+i] = xx
i_cache_mem[PCF+i] = xx
ERROR: $cast failed in File: /home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/instr_assign_unit.sv Line: 23
ERROR: $cast failed in File: /home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/src/unit_blocks/instr_assign_unit.sv Line: 24
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
rd[(8*(i+1)-1)-:8] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
d_cache_mem[(addr*4)+i] = xx
[7;38m######################## TEST ENDED ########################[0m
$finish called at time : 45 ns : File "/home/razu/all_task/computer Arch/RISCV_processor/DESIGN_VERIFICATION/risc_v/verif/tb_top.sv" Line 89
exit
INFO: [Common 17-206] Exiting xsim at Mon Jul 10 17:04:25 2023...
