/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  reg [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  reg [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_3z) & (celloutsig_0_9z[5] | celloutsig_0_9z[9]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_12z) & (celloutsig_0_9z[6] | in_data[87]));
  assign celloutsig_0_20z = in_data[33] | ~(celloutsig_0_4z);
  assign celloutsig_0_42z = ~(celloutsig_0_26z[1] ^ celloutsig_0_0z[2]);
  assign celloutsig_0_0z = in_data[34:30] & in_data[90:86];
  assign celloutsig_0_18z = { in_data[36:29], celloutsig_0_7z } & celloutsig_0_9z;
  assign celloutsig_0_39z = { celloutsig_0_26z[5:1], celloutsig_0_3z } === { celloutsig_0_9z[10], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_3z = { celloutsig_1_2z[4:3], celloutsig_1_2z, 1'h1 } === in_data[157:145];
  assign celloutsig_0_12z = { celloutsig_0_2z[10:8], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z } === { in_data[22:7], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_14z } === { celloutsig_0_2z[10:4], celloutsig_0_8z };
  assign celloutsig_0_27z = celloutsig_0_17z[5:1] === { celloutsig_0_17z[4:1], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_10z } >= { celloutsig_0_2z[4:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_5z = 1'h1 && { in_data[145:134], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_2z[5:1] && 1'h1;
  assign celloutsig_0_8z = celloutsig_0_0z[3:1] * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_5z ? celloutsig_0_6z : { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_16z ? { in_data[84:80], celloutsig_0_12z } : { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[95] ? { in_data[46:38], celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_0z[4] ? { celloutsig_0_2z[10], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_11z, 1'h1, celloutsig_0_0z[3:0] } : { celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_9z = - { celloutsig_1_6z[18:3], celloutsig_1_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z[9:4], celloutsig_0_1z } !== celloutsig_0_2z[6:0];
  assign celloutsig_0_1z = in_data[23:19] !== in_data[81:77];
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z } !== { celloutsig_0_18z[8:7], celloutsig_0_15z };
  assign celloutsig_0_4z = in_data[11] & in_data[10];
  assign celloutsig_0_11z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_1_0z = ~^ in_data[151:142];
  assign celloutsig_0_5z = ~^ celloutsig_0_2z[3:0];
  assign celloutsig_1_17z = ~^ { celloutsig_1_12z[9:6], celloutsig_1_10z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_8z[2:1], celloutsig_0_0z };
  assign celloutsig_0_24z = ^ { celloutsig_0_17z[5:4], celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_0z[2:1], celloutsig_0_4z } >> { celloutsig_0_0z[4:3], celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_9z[3:0], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_35z } >> { celloutsig_0_17z[3:2], celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_23z };
  assign celloutsig_1_10z = { celloutsig_1_2z[8:7], celloutsig_1_3z } >> celloutsig_1_9z[15:13];
  assign celloutsig_1_15z = { celloutsig_1_2z[3:0], 1'h1, celloutsig_1_5z } >> { celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_17z, 1'h1 } >> in_data[120:113];
  assign celloutsig_1_2z = { in_data[106:98], 1'h1 } >>> { in_data[142:134], 1'h1 };
  assign celloutsig_0_26z = { celloutsig_0_25z[9:5], celloutsig_0_20z, celloutsig_0_16z } >>> { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_19z = celloutsig_1_15z[4:2] - celloutsig_1_8z[4:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_35z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_35z = celloutsig_0_0z[4:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { in_data[115:99], celloutsig_1_0z, 1'h1 };
  always_latch
    if (clkin_data[64]) celloutsig_0_9z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_9z = { in_data[6:5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_0z[4:3], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_1_8z[7:1] = ~ celloutsig_1_6z[17:11];
  assign { celloutsig_1_12z[14:2], celloutsig_1_12z[0] } = { celloutsig_1_6z[17:5], celloutsig_1_0z } | { celloutsig_1_9z[3:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z[9:2], celloutsig_1_2z[0] };
  assign celloutsig_1_12z[1] = 1'h1;
  assign celloutsig_1_8z[0] = 1'h0;
  assign { out_data[135:128], out_data[98:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
