/******************************************************************************

                    SOFTWARE LICENSE AGREEMENT NOTICE
                   -----------------------------------

IT IS A BREACH OF THIS LICENSE AGREEMENT TO REMOVE THIS NOTICE FROM THE FILE
OR SOFTWARE, OR ANY MODIFIED VERSIONS OF THIS FILE OR SOFTWARE OR DERIVATIVE
WORKS.
___________________________________________________

Copyright Notices/Identification of Licensor(s) of Original Software
in the File


All rights reserved by the foregoing, respectively.
___________________________________________________

Copyright Notices/Identification of Subsequent Licensor(s)/Contributors of
Derivative Works

Copyright 1994 Hewlett-Packard Company

All rights reserved by the foregoing, respectively.
___________________________________________________

The code contained in this file, including both binary and source [if released
by the owner(s)] (hereafter, Software) is subject to copyright by the
respective Licensor(s) and ownership remains with such Licensor(s).  The
Licensor(s) of the original Software remain free to license their respective
proprietary Software for other purposes that are independent and separate from
this file, without obligation to any party.

Licensor(s) grant(s) you (hereafter, Licensee) a license to use the Software
for academic, research and internal business purposes only, without a fee.
"Internal business purposes" means that Licensee may install, use and execute
the Software for the purpose of designing and evaluating products.  Licensee
may submit proposals for research support, and receive funding from private
and Government sponsors for continued development, support and maintenance of
the Software for the purposes permitted herein.

Licensee may also disclose results obtained by executing the Software, as well
as algorithms embodied therein.  Licensee may redistribute the Software to
third parties provided that the copyright notices and this License Agreement
Notice statement are reproduced on all copies and that no charge is associated
with such copies. No patent or other intellectual property license is granted
or implied by this Agreement, and this Agreement does not license any acts
except those expressly recited.

Licensee may modify the Software to make derivative works (as defined in
Section 101 of Title 17, U.S. Code) (hereafter, Derivative Works), as
necessary for its own academic, research and internal business purposes.
Title to copyrights and other proprietary rights in Derivative Works created
by Licensee shall be owned by Licensee subject, however, to the underlying
ownership interest(s) of the Licensor(s) in the copyrights and other
proprietary rights in the original Software.  All the same rights and licenses
granted herein and all other terms and conditions contained in this Agreement
pertaining to the Software shall continue to apply to any parts of the
Software included in Derivative Works.  Licensee's Derivative Work should
clearly notify users that it is a modified version and not the original
Software distributed by the Licensor(s).

If Licensee wants to make its Derivative Works available to other parties,
such distribution will be governed by the terms and conditions of this License
Agreement.  Licensee shall not modify this License Agreement, except that
Licensee shall clearly identify the contribution of its Derivative Work to
this file by adding an additional copyright notice to the other copyright
notices listed above, to be added below the line "Copyright
Notices/Identification of Subsequent Licensor(s)/Contributors of Derivative
Works."  A party who is not an owner of such Derivative Work within the
meaning of U.S. Copyright Law (i.e., the original author, or the employer of
the author if "work of hire") shall not modify this License Agreement or add
such party's name to the copyright notices above.

Each party who contributes Software or makes a Derivative Work to this file
(hereafter, Contributed Code) represents to each Licensor and to other
Licensees for its own Contributed Code that:

(a)  Such Contributed Code does not violate (or cause the Software to
violate) the laws of the United States, including the export control laws of
the United States, or the laws of any other jurisdiction.

(b)  The contributing party has all legal right and authority to make such
Contributed Code available and to grant the rights and licenses contained in
this License Agreement without violation or conflict with any law.

(c)  To the best of the contributing party's knowledge and belief, the
Contributed Code does not infringe upon any proprietary rights or intellectual
property rights of any third party.

LICENSOR(S) MAKE(S) NO REPRESENTATIONS ABOUT THE SUITABILITY OF THE SOFTWARE
OR DERIVATIVE WORKS FOR ANY PURPOSE.  IT IS PROVIDED "AS IS"    WITHOUT
EXPRESS OR IMPLIED WARRANTY, INCLUDING BUT NOT LIMITED TO THE MERCHANTABILITY,
USE OR FITNESS FOR ANY PARTICULAR PURPOSE AND ANY WARRANTY AGAINST
INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS.  LICENSOR(S) SHALL NOT BE
LIABLE FOR ANY DAMAGES SUFFERED BY THE USERS OF THE SOFTWARE OR DERIVATIVE
WORKS.

Any Licensee wishing to make commercial use of the Software or Derivative
Works should contact each and every Licensor to negotiate an appropriate
license for such commercial use, and written permission of all Licensors will
be required for such a commercial license.  Commercial use includes (1)
integration of all or part of the source code into a product for sale by or on
behalf of Licensee to third parties, or (2) distribution of the Software or
Derivative Works to third parties that need it to utilize a commercial product
sold or licensed by or on behalf of Licensee.

By using or copying this Contributed Code, Licensee agrees to abide by the
copyright law and all other applicable laws of the U.S., and the terms of this
License Agreement.  Any individual Licensor shall have the right to terminate
this license immediately by written notice upon Licensee's breach of, or
non-compliance with, any of its terms.  Licensee may be held legally
responsible for any copyright infringement that is caused or encouraged by
Licensee's failure to abide by the terms of this License Agreement.

******************************************************************************/




/////////////////////////////////////////////////////////////////////////////
//
//      File:           opcode_cmpp.h
//      Authors:        Sadun Anik, Scott Mahlke
//      Created:        May 1995
//      Description:    Playdoh's set of compare to predicate operations
//
/////////////////////////////////////////////////////////////////////////////

#ifndef _OPCODE_CMPP_H
#define _OPCODE_CMPP_H
#include "opcode.h"

enum Opcode_cmpp_part1 {


////////////////////////////////////////////////////////////////////////////////////
//
// Playdoh's mongo set of compare to predicate operations
//
////////////////////////////////////////////////////////////////////////////////////
   
//
// Generic compare-to-predicate opcodes
//	Note: currently the list has not been fully populated with Unordered
//	comparisons because I got sick of typing all this crap out.. SAM 5-95
//   

//
// Integer cmpp FALSE opcodes
//   
   
   CMPP_W_FALSE_UN_UN = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_FALSE_UN_UC = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_FALSE_UN_CN = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_FALSE_UN_CC = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_FALSE_UN_ON = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_FALSE_UN_OC = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_FALSE_UN_AN = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_FALSE_UN_AC = BASE_CMPP_W_FALSE | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_FALSE_UC_UN = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_FALSE_UC_UC = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_FALSE_UC_CN = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_FALSE_UC_CC = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_FALSE_UC_ON = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_FALSE_UC_OC = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_FALSE_UC_AN = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_FALSE_UC_AC = BASE_CMPP_W_FALSE | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_FALSE_CN_UN = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_FALSE_CN_UC = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_FALSE_CN_CN = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_FALSE_CN_CC = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_FALSE_CN_ON = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_FALSE_CN_OC = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_FALSE_CN_AN = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_FALSE_CN_AC = BASE_CMPP_W_FALSE | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_FALSE_CC_UN = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_FALSE_CC_UC = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_FALSE_CC_CN = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_FALSE_CC_CC = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_FALSE_CC_ON = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_FALSE_CC_OC = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_FALSE_CC_AN = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_FALSE_CC_AC = BASE_CMPP_W_FALSE | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_FALSE_ON_UN = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_FALSE_ON_UC = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_FALSE_ON_CN = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_FALSE_ON_CC = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_FALSE_ON_ON = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_FALSE_ON_OC = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_FALSE_ON_AN = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_FALSE_ON_AC = BASE_CMPP_W_FALSE | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_FALSE_OC_UN = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_FALSE_OC_UC = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_FALSE_OC_CN = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_FALSE_OC_CC = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_FALSE_OC_ON = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_FALSE_OC_OC = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_FALSE_OC_AN = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_FALSE_OC_AC = BASE_CMPP_W_FALSE | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_FALSE_AN_UN = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_FALSE_AN_UC = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_FALSE_AN_CN = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_FALSE_AN_CC = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_FALSE_AN_ON = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_FALSE_AN_OC = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_FALSE_AN_AN = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_FALSE_AN_AC = BASE_CMPP_W_FALSE | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_FALSE_AC_UN = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_FALSE_AC_UC = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_FALSE_AC_CN = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_FALSE_AC_CC = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_FALSE_AC_ON = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_FALSE_AC_OC = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_FALSE_AC_AN = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_FALSE_AC_AC = BASE_CMPP_W_FALSE | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp EQ opcodes
//   

   CMPP_W_EQ_UN_UN = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_EQ_UN_UC = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_EQ_UN_CN = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_EQ_UN_CC = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_EQ_UN_ON = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_EQ_UN_OC = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_EQ_UN_AN = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_EQ_UN_AC = BASE_CMPP_W_EQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_EQ_UC_UN = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_EQ_UC_UC = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_EQ_UC_CN = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_EQ_UC_CC = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_EQ_UC_ON = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_EQ_UC_OC = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_EQ_UC_AN = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_EQ_UC_AC = BASE_CMPP_W_EQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_EQ_CN_UN = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_EQ_CN_UC = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_EQ_CN_CN = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_EQ_CN_CC = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_EQ_CN_ON = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_EQ_CN_OC = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_EQ_CN_AN = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_EQ_CN_AC = BASE_CMPP_W_EQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_EQ_CC_UN = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_EQ_CC_UC = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_EQ_CC_CN = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_EQ_CC_CC = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_EQ_CC_ON = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_EQ_CC_OC = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_EQ_CC_AN = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_EQ_CC_AC = BASE_CMPP_W_EQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_EQ_ON_UN = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_EQ_ON_UC = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_EQ_ON_CN = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_EQ_ON_CC = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_EQ_ON_ON = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_EQ_ON_OC = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_EQ_ON_AN = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_EQ_ON_AC = BASE_CMPP_W_EQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_EQ_OC_UN = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_EQ_OC_UC = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_EQ_OC_CN = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_EQ_OC_CC = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_EQ_OC_ON = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_EQ_OC_OC = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_EQ_OC_AN = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_EQ_OC_AC = BASE_CMPP_W_EQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_EQ_AN_UN = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_EQ_AN_UC = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_EQ_AN_CN = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_EQ_AN_CC = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_EQ_AN_ON = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_EQ_AN_OC = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_EQ_AN_AN = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_EQ_AN_AC = BASE_CMPP_W_EQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_EQ_AC_UN = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_EQ_AC_UC = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_EQ_AC_CN = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_EQ_AC_CC = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_EQ_AC_ON = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_EQ_AC_OC = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_EQ_AC_AN = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_EQ_AC_AC = BASE_CMPP_W_EQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LT opcodes
//   
   
   CMPP_W_LT_UN_UN = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LT_UN_UC = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LT_UN_CN = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LT_UN_CC = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LT_UN_ON = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LT_UN_OC = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LT_UN_AN = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LT_UN_AC = BASE_CMPP_W_LT | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LT_UC_UN = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LT_UC_UC = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LT_UC_CN = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LT_UC_CC = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LT_UC_ON = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LT_UC_OC = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LT_UC_AN = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LT_UC_AC = BASE_CMPP_W_LT | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LT_CN_UN = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LT_CN_UC = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LT_CN_CN = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LT_CN_CC = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LT_CN_ON = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LT_CN_OC = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LT_CN_AN = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LT_CN_AC = BASE_CMPP_W_LT | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LT_CC_UN = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LT_CC_UC = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LT_CC_CN = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LT_CC_CC = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LT_CC_ON = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LT_CC_OC = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LT_CC_AN = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LT_CC_AC = BASE_CMPP_W_LT | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LT_ON_UN = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LT_ON_UC = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LT_ON_CN = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LT_ON_CC = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LT_ON_ON = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LT_ON_OC = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LT_ON_AN = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LT_ON_AC = BASE_CMPP_W_LT | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LT_OC_UN = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LT_OC_UC = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LT_OC_CN = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LT_OC_CC = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LT_OC_ON = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LT_OC_OC = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LT_OC_AN = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LT_OC_AC = BASE_CMPP_W_LT | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LT_AN_UN = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LT_AN_UC = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LT_AN_CN = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LT_AN_CC = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LT_AN_ON = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LT_AN_OC = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LT_AN_AN = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LT_AN_AC = BASE_CMPP_W_LT | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LT_AC_UN = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LT_AC_UC = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LT_AC_CN = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LT_AC_CC = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LT_AC_ON = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LT_AC_OC = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LT_AC_AN = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LT_AC_AC = BASE_CMPP_W_LT | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LEQ opcodes
//   
   
   CMPP_W_LEQ_UN_UN = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LEQ_UN_UC = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LEQ_UN_CN = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LEQ_UN_CC = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LEQ_UN_ON = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LEQ_UN_OC = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LEQ_UN_AN = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LEQ_UN_AC = BASE_CMPP_W_LEQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LEQ_UC_UN = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LEQ_UC_UC = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LEQ_UC_CN = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LEQ_UC_CC = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LEQ_UC_ON = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LEQ_UC_OC = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LEQ_UC_AN = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LEQ_UC_AC = BASE_CMPP_W_LEQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LEQ_CN_UN = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LEQ_CN_UC = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LEQ_CN_CN = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LEQ_CN_CC = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LEQ_CN_ON = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LEQ_CN_OC = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LEQ_CN_AN = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LEQ_CN_AC = BASE_CMPP_W_LEQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LEQ_CC_UN = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LEQ_CC_UC = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LEQ_CC_CN = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LEQ_CC_CC = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LEQ_CC_ON = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LEQ_CC_OC = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LEQ_CC_AN = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LEQ_CC_AC = BASE_CMPP_W_LEQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LEQ_ON_UN = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LEQ_ON_UC = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LEQ_ON_CN = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LEQ_ON_CC = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LEQ_ON_ON = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LEQ_ON_OC = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LEQ_ON_AN = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LEQ_ON_AC = BASE_CMPP_W_LEQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LEQ_OC_UN = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LEQ_OC_UC = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LEQ_OC_CN = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LEQ_OC_CC = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LEQ_OC_ON = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LEQ_OC_OC = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LEQ_OC_AN = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LEQ_OC_AC = BASE_CMPP_W_LEQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LEQ_AN_UN = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LEQ_AN_UC = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LEQ_AN_CN = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LEQ_AN_CC = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LEQ_AN_ON = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LEQ_AN_OC = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LEQ_AN_AN = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LEQ_AN_AC = BASE_CMPP_W_LEQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LEQ_AC_UN = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LEQ_AC_UC = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LEQ_AC_CN = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LEQ_AC_CC = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LEQ_AC_ON = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LEQ_AC_OC = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LEQ_AC_AN = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LEQ_AC_AC = BASE_CMPP_W_LEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp GT opcodes
//

   CMPP_W_GT_UN_UN = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_GT_UN_UC = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_GT_UN_CN = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_GT_UN_CC = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_GT_UN_ON = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_GT_UN_OC = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_GT_UN_AN = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_GT_UN_AC = BASE_CMPP_W_GT | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_GT_UC_UN = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_GT_UC_UC = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_GT_UC_CN = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_GT_UC_CC = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_GT_UC_ON = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_GT_UC_OC = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_GT_UC_AN = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_GT_UC_AC = BASE_CMPP_W_GT | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_GT_CN_UN = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_GT_CN_UC = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_GT_CN_CN = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_GT_CN_CC = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_GT_CN_ON = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_GT_CN_OC = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_GT_CN_AN = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_GT_CN_AC = BASE_CMPP_W_GT | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_GT_CC_UN = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_GT_CC_UC = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_GT_CC_CN = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_GT_CC_CC = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_GT_CC_ON = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_GT_CC_OC = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_GT_CC_AN = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_GT_CC_AC = BASE_CMPP_W_GT | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_GT_ON_UN = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_GT_ON_UC = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_GT_ON_CN = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_GT_ON_CC = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_GT_ON_ON = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_GT_ON_OC = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_GT_ON_AN = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_GT_ON_AC = BASE_CMPP_W_GT | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_GT_OC_UN = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_GT_OC_UC = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_GT_OC_CN = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_GT_OC_CC = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_GT_OC_ON = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_GT_OC_OC = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_GT_OC_AN = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_GT_OC_AC = BASE_CMPP_W_GT | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_GT_AN_UN = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_GT_AN_UC = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_GT_AN_CN = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_GT_AN_CC = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_GT_AN_ON = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_GT_AN_OC = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_GT_AN_AN = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_GT_AN_AC = BASE_CMPP_W_GT | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_GT_AC_UN = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_GT_AC_UC = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_GT_AC_CN = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_GT_AC_CC = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_GT_AC_ON = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_GT_AC_OC = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_GT_AC_AN = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_GT_AC_AC = BASE_CMPP_W_GT | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp GEQ opcodes
//   
   
   CMPP_W_GEQ_UN_UN = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_GEQ_UN_UC = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_GEQ_UN_CN = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_GEQ_UN_CC = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_GEQ_UN_ON = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_GEQ_UN_OC = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_GEQ_UN_AN = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_GEQ_UN_AC = BASE_CMPP_W_GEQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_GEQ_UC_UN = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_GEQ_UC_UC = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_GEQ_UC_CN = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_GEQ_UC_CC = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_GEQ_UC_ON = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_GEQ_UC_OC = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_GEQ_UC_AN = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_GEQ_UC_AC = BASE_CMPP_W_GEQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_GEQ_CN_UN = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_GEQ_CN_UC = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_GEQ_CN_CN = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_GEQ_CN_CC = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_GEQ_CN_ON = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_GEQ_CN_OC = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_GEQ_CN_AN = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_GEQ_CN_AC = BASE_CMPP_W_GEQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_GEQ_CC_UN = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_GEQ_CC_UC = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_GEQ_CC_CN = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_GEQ_CC_CC = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_GEQ_CC_ON = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_GEQ_CC_OC = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_GEQ_CC_AN = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_GEQ_CC_AC = BASE_CMPP_W_GEQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_GEQ_ON_UN = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_GEQ_ON_UC = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_GEQ_ON_CN = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_GEQ_ON_CC = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_GEQ_ON_ON = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_GEQ_ON_OC = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_GEQ_ON_AN = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_GEQ_ON_AC = BASE_CMPP_W_GEQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_GEQ_OC_UN = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_GEQ_OC_UC = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_GEQ_OC_CN = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_GEQ_OC_CC = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_GEQ_OC_ON = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_GEQ_OC_OC = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_GEQ_OC_AN = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_GEQ_OC_AC = BASE_CMPP_W_GEQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_GEQ_AN_UN = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_GEQ_AN_UC = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_GEQ_AN_CN = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_GEQ_AN_CC = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_GEQ_AN_ON = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_GEQ_AN_OC = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_GEQ_AN_AN = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_GEQ_AN_AC = BASE_CMPP_W_GEQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_GEQ_AC_UN = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_GEQ_AC_UC = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_GEQ_AC_CN = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_GEQ_AC_CC = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_GEQ_AC_ON = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_GEQ_AC_OC = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_GEQ_AC_AN = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_GEQ_AC_AC = BASE_CMPP_W_GEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp SV opcodes
//   
   
   CMPP_W_SV_UN_UN = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_SV_UN_UC = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_SV_UN_CN = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_SV_UN_CC = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_SV_UN_ON = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_SV_UN_OC = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_SV_UN_AN = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_SV_UN_AC = BASE_CMPP_W_SV | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_SV_UC_UN = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_SV_UC_UC = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_SV_UC_CN = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_SV_UC_CC = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_SV_UC_ON = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_SV_UC_OC = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_SV_UC_AN = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_SV_UC_AC = BASE_CMPP_W_SV | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_SV_CN_UN = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_SV_CN_UC = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_SV_CN_CN = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_SV_CN_CC = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_SV_CN_ON = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_SV_CN_OC = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_SV_CN_AN = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_SV_CN_AC = BASE_CMPP_W_SV | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_SV_CC_UN = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_SV_CC_UC = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_SV_CC_CN = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_SV_CC_CC = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_SV_CC_ON = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_SV_CC_OC = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_SV_CC_AN = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_SV_CC_AC = BASE_CMPP_W_SV | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_SV_ON_UN = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_SV_ON_UC = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_SV_ON_CN = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_SV_ON_CC = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_SV_ON_ON = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_SV_ON_OC = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_SV_ON_AN = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_SV_ON_AC = BASE_CMPP_W_SV | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_SV_OC_UN = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_SV_OC_UC = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_SV_OC_CN = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_SV_OC_CC = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_SV_OC_ON = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_SV_OC_OC = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_SV_OC_AN = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_SV_OC_AC = BASE_CMPP_W_SV | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_SV_AN_UN = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_SV_AN_UC = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_SV_AN_CN = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_SV_AN_CC = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_SV_AN_ON = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_SV_AN_OC = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_SV_AN_AN = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_SV_AN_AC = BASE_CMPP_W_SV | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_SV_AC_UN = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_SV_AC_UC = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_SV_AC_CN = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_SV_AC_CC = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_SV_AC_ON = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_SV_AC_OC = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_SV_AC_AN = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_SV_AC_AC = BASE_CMPP_W_SV | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp OD opcodes
//   
   
   CMPP_W_OD_UN_UN = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_OD_UN_UC = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_OD_UN_CN = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_OD_UN_CC = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_OD_UN_ON = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_OD_UN_OC = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_OD_UN_AN = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_OD_UN_AC = BASE_CMPP_W_OD | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_OD_UC_UN = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_OD_UC_UC = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_OD_UC_CN = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_OD_UC_CC = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_OD_UC_ON = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_OD_UC_OC = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_OD_UC_AN = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_OD_UC_AC = BASE_CMPP_W_OD | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_OD_CN_UN = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_OD_CN_UC = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_OD_CN_CN = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_OD_CN_CC = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_OD_CN_ON = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_OD_CN_OC = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_OD_CN_AN = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_OD_CN_AC = BASE_CMPP_W_OD | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_OD_CC_UN = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_OD_CC_UC = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_OD_CC_CN = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_OD_CC_CC = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_OD_CC_ON = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_OD_CC_OC = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_OD_CC_AN = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_OD_CC_AC = BASE_CMPP_W_OD | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_OD_ON_UN = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_OD_ON_UC = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_OD_ON_CN = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_OD_ON_CC = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_OD_ON_ON = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_OD_ON_OC = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_OD_ON_AN = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_OD_ON_AC = BASE_CMPP_W_OD | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_OD_OC_UN = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_OD_OC_UC = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_OD_OC_CN = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_OD_OC_CC = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_OD_OC_ON = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_OD_OC_OC = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_OD_OC_AN = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_OD_OC_AC = BASE_CMPP_W_OD | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_OD_AN_UN = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_OD_AN_UC = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_OD_AN_CN = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_OD_AN_CC = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_OD_AN_ON = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_OD_AN_OC = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_OD_AN_AN = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_OD_AN_AC = BASE_CMPP_W_OD | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_OD_AC_UN = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_OD_AC_UC = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_OD_AC_CN = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_OD_AC_CC = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_OD_AC_ON = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_OD_AC_OC = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_OD_AC_AN = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_OD_AC_AC = BASE_CMPP_W_OD | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp TRUE opcodes
//   
   
   CMPP_W_TRUE_UN_UN = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_TRUE_UN_UC = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_TRUE_UN_CN = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_TRUE_UN_CC = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_TRUE_UN_ON = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_TRUE_UN_OC = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_TRUE_UN_AN = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_TRUE_UN_AC = BASE_CMPP_W_TRUE | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_TRUE_UC_UN = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_TRUE_UC_UC = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_TRUE_UC_CN = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_TRUE_UC_CC = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_TRUE_UC_ON = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_TRUE_UC_OC = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_TRUE_UC_AN = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_TRUE_UC_AC = BASE_CMPP_W_TRUE | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_TRUE_CN_UN = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_TRUE_CN_UC = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_TRUE_CN_CN = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_TRUE_CN_CC = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_TRUE_CN_ON = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_TRUE_CN_OC = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_TRUE_CN_AN = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_TRUE_CN_AC = BASE_CMPP_W_TRUE | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_TRUE_CC_UN = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_TRUE_CC_UC = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_TRUE_CC_CN = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_TRUE_CC_CC = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_TRUE_CC_ON = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_TRUE_CC_OC = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_TRUE_CC_AN = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_TRUE_CC_AC = BASE_CMPP_W_TRUE | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_TRUE_ON_UN = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_TRUE_ON_UC = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_TRUE_ON_CN = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_TRUE_ON_CC = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_TRUE_ON_ON = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_TRUE_ON_OC = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_TRUE_ON_AN = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_TRUE_ON_AC = BASE_CMPP_W_TRUE | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_TRUE_OC_UN = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_TRUE_OC_UC = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_TRUE_OC_CN = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_TRUE_OC_CC = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_TRUE_OC_ON = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_TRUE_OC_OC = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_TRUE_OC_AN = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_TRUE_OC_AC = BASE_CMPP_W_TRUE | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_TRUE_AN_UN = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_TRUE_AN_UC = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_TRUE_AN_CN = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_TRUE_AN_CC = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_TRUE_AN_ON = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_TRUE_AN_OC = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_TRUE_AN_AN = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_TRUE_AN_AC = BASE_CMPP_W_TRUE | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_TRUE_AC_UN = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_TRUE_AC_UC = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_TRUE_AC_CN = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_TRUE_AC_CC = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_TRUE_AC_ON = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_TRUE_AC_OC = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_TRUE_AC_AN = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_TRUE_AC_AC = BASE_CMPP_W_TRUE | IR_DEST1_AC | IR_DEST2_AC
} ;

//
// Integer cmpp NEQ opcodes
//   

enum Opcode_cmpp_part2 {
   
   CMPP_W_NEQ_UN_UN = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_NEQ_UN_UC = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_NEQ_UN_CN = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_NEQ_UN_CC = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_NEQ_UN_ON = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_NEQ_UN_OC = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_NEQ_UN_AN = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_NEQ_UN_AC = BASE_CMPP_W_NEQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_NEQ_UC_UN = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_NEQ_UC_UC = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_NEQ_UC_CN = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_NEQ_UC_CC = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_NEQ_UC_ON = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_NEQ_UC_OC = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_NEQ_UC_AN = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_NEQ_UC_AC = BASE_CMPP_W_NEQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_NEQ_CN_UN = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_NEQ_CN_UC = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_NEQ_CN_CN = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_NEQ_CN_CC = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_NEQ_CN_ON = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_NEQ_CN_OC = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_NEQ_CN_AN = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_NEQ_CN_AC = BASE_CMPP_W_NEQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_NEQ_CC_UN = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_NEQ_CC_UC = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_NEQ_CC_CN = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_NEQ_CC_CC = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_NEQ_CC_ON = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_NEQ_CC_OC = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_NEQ_CC_AN = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_NEQ_CC_AC = BASE_CMPP_W_NEQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_NEQ_ON_UN = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_NEQ_ON_UC = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_NEQ_ON_CN = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_NEQ_ON_CC = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_NEQ_ON_ON = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_NEQ_ON_OC = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_NEQ_ON_AN = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_NEQ_ON_AC = BASE_CMPP_W_NEQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_NEQ_OC_UN = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_NEQ_OC_UC = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_NEQ_OC_CN = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_NEQ_OC_CC = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_NEQ_OC_ON = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_NEQ_OC_OC = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_NEQ_OC_AN = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_NEQ_OC_AC = BASE_CMPP_W_NEQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_NEQ_AN_UN = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_NEQ_AN_UC = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_NEQ_AN_CN = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_NEQ_AN_CC = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_NEQ_AN_ON = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_NEQ_AN_OC = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_NEQ_AN_AN = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_NEQ_AN_AC = BASE_CMPP_W_NEQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_NEQ_AC_UN = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_NEQ_AC_UC = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_NEQ_AC_CN = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_NEQ_AC_CC = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_NEQ_AC_ON = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_NEQ_AC_OC = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_NEQ_AC_AN = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_NEQ_AC_AC = BASE_CMPP_W_NEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LLT opcodes
//   
   
   CMPP_W_LLT_UN_UN = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LLT_UN_UC = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LLT_UN_CN = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LLT_UN_CC = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LLT_UN_ON = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LLT_UN_OC = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LLT_UN_AN = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LLT_UN_AC = BASE_CMPP_W_LLT | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LLT_UC_UN = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LLT_UC_UC = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LLT_UC_CN = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LLT_UC_CC = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LLT_UC_ON = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LLT_UC_OC = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LLT_UC_AN = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LLT_UC_AC = BASE_CMPP_W_LLT | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LLT_CN_UN = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LLT_CN_UC = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LLT_CN_CN = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LLT_CN_CC = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LLT_CN_ON = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LLT_CN_OC = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LLT_CN_AN = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LLT_CN_AC = BASE_CMPP_W_LLT | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LLT_CC_UN = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LLT_CC_UC = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LLT_CC_CN = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LLT_CC_CC = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LLT_CC_ON = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LLT_CC_OC = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LLT_CC_AN = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LLT_CC_AC = BASE_CMPP_W_LLT | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LLT_ON_UN = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LLT_ON_UC = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LLT_ON_CN = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LLT_ON_CC = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LLT_ON_ON = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LLT_ON_OC = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LLT_ON_AN = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LLT_ON_AC = BASE_CMPP_W_LLT | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LLT_OC_UN = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LLT_OC_UC = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LLT_OC_CN = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LLT_OC_CC = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LLT_OC_ON = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LLT_OC_OC = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LLT_OC_AN = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LLT_OC_AC = BASE_CMPP_W_LLT | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LLT_AN_UN = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LLT_AN_UC = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LLT_AN_CN = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LLT_AN_CC = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LLT_AN_ON = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LLT_AN_OC = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LLT_AN_AN = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LLT_AN_AC = BASE_CMPP_W_LLT | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LLT_AC_UN = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LLT_AC_UC = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LLT_AC_CN = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LLT_AC_CC = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LLT_AC_ON = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LLT_AC_OC = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LLT_AC_AN = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LLT_AC_AC = BASE_CMPP_W_LLT | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LLEQ opcodes
//   
   
   CMPP_W_LLEQ_UN_UN = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LLEQ_UN_UC = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LLEQ_UN_CN = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LLEQ_UN_CC = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LLEQ_UN_ON = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LLEQ_UN_OC = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LLEQ_UN_AN = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LLEQ_UN_AC = BASE_CMPP_W_LLEQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LLEQ_UC_UN = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LLEQ_UC_UC = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LLEQ_UC_CN = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LLEQ_UC_CC = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LLEQ_UC_ON = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LLEQ_UC_OC = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LLEQ_UC_AN = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LLEQ_UC_AC = BASE_CMPP_W_LLEQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LLEQ_CN_UN = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LLEQ_CN_UC = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LLEQ_CN_CN = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LLEQ_CN_CC = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LLEQ_CN_ON = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LLEQ_CN_OC = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LLEQ_CN_AN = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LLEQ_CN_AC = BASE_CMPP_W_LLEQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LLEQ_CC_UN = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LLEQ_CC_UC = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LLEQ_CC_CN = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LLEQ_CC_CC = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LLEQ_CC_ON = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LLEQ_CC_OC = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LLEQ_CC_AN = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LLEQ_CC_AC = BASE_CMPP_W_LLEQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LLEQ_ON_UN = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LLEQ_ON_UC = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LLEQ_ON_CN = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LLEQ_ON_CC = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LLEQ_ON_ON = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LLEQ_ON_OC = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LLEQ_ON_AN = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LLEQ_ON_AC = BASE_CMPP_W_LLEQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LLEQ_OC_UN = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LLEQ_OC_UC = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LLEQ_OC_CN = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LLEQ_OC_CC = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LLEQ_OC_ON = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LLEQ_OC_OC = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LLEQ_OC_AN = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LLEQ_OC_AC = BASE_CMPP_W_LLEQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LLEQ_AN_UN = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LLEQ_AN_UC = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LLEQ_AN_CN = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LLEQ_AN_CC = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LLEQ_AN_ON = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LLEQ_AN_OC = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LLEQ_AN_AN = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LLEQ_AN_AC = BASE_CMPP_W_LLEQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LLEQ_AC_UN = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LLEQ_AC_UC = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LLEQ_AC_CN = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LLEQ_AC_CC = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LLEQ_AC_ON = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LLEQ_AC_OC = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LLEQ_AC_AN = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LLEQ_AC_AC = BASE_CMPP_W_LLEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LGT opcodes
//   
   
   CMPP_W_LGT_UN_UN = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LGT_UN_UC = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LGT_UN_CN = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LGT_UN_CC = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LGT_UN_ON = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LGT_UN_OC = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LGT_UN_AN = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LGT_UN_AC = BASE_CMPP_W_LGT | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LGT_UC_UN = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LGT_UC_UC = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LGT_UC_CN = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LGT_UC_CC = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LGT_UC_ON = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LGT_UC_OC = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LGT_UC_AN = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LGT_UC_AC = BASE_CMPP_W_LGT | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LGT_CN_UN = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LGT_CN_UC = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LGT_CN_CN = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LGT_CN_CC = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LGT_CN_ON = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LGT_CN_OC = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LGT_CN_AN = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LGT_CN_AC = BASE_CMPP_W_LGT | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LGT_CC_UN = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LGT_CC_UC = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LGT_CC_CN = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LGT_CC_CC = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LGT_CC_ON = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LGT_CC_OC = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LGT_CC_AN = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LGT_CC_AC = BASE_CMPP_W_LGT | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LGT_ON_UN = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LGT_ON_UC = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LGT_ON_CN = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LGT_ON_CC = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LGT_ON_ON = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LGT_ON_OC = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LGT_ON_AN = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LGT_ON_AC = BASE_CMPP_W_LGT | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LGT_OC_UN = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LGT_OC_UC = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LGT_OC_CN = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LGT_OC_CC = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LGT_OC_ON = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LGT_OC_OC = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LGT_OC_AN = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LGT_OC_AC = BASE_CMPP_W_LGT | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LGT_AN_UN = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LGT_AN_UC = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LGT_AN_CN = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LGT_AN_CC = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LGT_AN_ON = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LGT_AN_OC = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LGT_AN_AN = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LGT_AN_AC = BASE_CMPP_W_LGT | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LGT_AC_UN = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LGT_AC_UC = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LGT_AC_CN = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LGT_AC_CC = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LGT_AC_ON = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LGT_AC_OC = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LGT_AC_AN = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LGT_AC_AC = BASE_CMPP_W_LGT | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp LGEQ opcodes
//   
   
   CMPP_W_LGEQ_UN_UN = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_LGEQ_UN_UC = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_LGEQ_UN_CN = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_LGEQ_UN_CC = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_LGEQ_UN_ON = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_LGEQ_UN_OC = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_LGEQ_UN_AN = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_LGEQ_UN_AC = BASE_CMPP_W_LGEQ | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_LGEQ_UC_UN = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_LGEQ_UC_UC = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_LGEQ_UC_CN = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_LGEQ_UC_CC = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_LGEQ_UC_ON = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_LGEQ_UC_OC = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_LGEQ_UC_AN = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_LGEQ_UC_AC = BASE_CMPP_W_LGEQ | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_LGEQ_CN_UN = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_LGEQ_CN_UC = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_LGEQ_CN_CN = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_LGEQ_CN_CC = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_LGEQ_CN_ON = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_LGEQ_CN_OC = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_LGEQ_CN_AN = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_LGEQ_CN_AC = BASE_CMPP_W_LGEQ | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_LGEQ_CC_UN = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_LGEQ_CC_UC = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_LGEQ_CC_CN = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_LGEQ_CC_CC = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_LGEQ_CC_ON = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_LGEQ_CC_OC = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_LGEQ_CC_AN = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_LGEQ_CC_AC = BASE_CMPP_W_LGEQ | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_LGEQ_ON_UN = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_LGEQ_ON_UC = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_LGEQ_ON_CN = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_LGEQ_ON_CC = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_LGEQ_ON_ON = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_LGEQ_ON_OC = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_LGEQ_ON_AN = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_LGEQ_ON_AC = BASE_CMPP_W_LGEQ | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_LGEQ_OC_UN = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_LGEQ_OC_UC = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_LGEQ_OC_CN = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_LGEQ_OC_CC = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_LGEQ_OC_ON = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_LGEQ_OC_OC = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_LGEQ_OC_AN = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_LGEQ_OC_AC = BASE_CMPP_W_LGEQ | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_LGEQ_AN_UN = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_LGEQ_AN_UC = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_LGEQ_AN_CN = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_LGEQ_AN_CC = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_LGEQ_AN_ON = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_LGEQ_AN_OC = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_LGEQ_AN_AN = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_LGEQ_AN_AC = BASE_CMPP_W_LGEQ | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_LGEQ_AC_UN = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_LGEQ_AC_UC = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_LGEQ_AC_CN = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_LGEQ_AC_CC = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_LGEQ_AC_ON = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_LGEQ_AC_OC = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_LGEQ_AC_AN = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_LGEQ_AC_AC = BASE_CMPP_W_LGEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp NSV opcodes
//   
   
   CMPP_W_NSV_UN_UN = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_NSV_UN_UC = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_NSV_UN_CN = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_NSV_UN_CC = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_NSV_UN_ON = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_NSV_UN_OC = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_NSV_UN_AN = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_NSV_UN_AC = BASE_CMPP_W_NSV | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_NSV_UC_UN = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_NSV_UC_UC = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_NSV_UC_CN = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_NSV_UC_CC = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_NSV_UC_ON = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_NSV_UC_OC = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_NSV_UC_AN = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_NSV_UC_AC = BASE_CMPP_W_NSV | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_NSV_CN_UN = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_NSV_CN_UC = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_NSV_CN_CN = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_NSV_CN_CC = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_NSV_CN_ON = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_NSV_CN_OC = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_NSV_CN_AN = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_NSV_CN_AC = BASE_CMPP_W_NSV | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_NSV_CC_UN = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_NSV_CC_UC = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_NSV_CC_CN = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_NSV_CC_CC = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_NSV_CC_ON = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_NSV_CC_OC = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_NSV_CC_AN = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_NSV_CC_AC = BASE_CMPP_W_NSV | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_NSV_ON_UN = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_NSV_ON_UC = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_NSV_ON_CN = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_NSV_ON_CC = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_NSV_ON_ON = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_NSV_ON_OC = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_NSV_ON_AN = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_NSV_ON_AC = BASE_CMPP_W_NSV | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_NSV_OC_UN = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_NSV_OC_UC = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_NSV_OC_CN = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_NSV_OC_CC = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_NSV_OC_ON = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_NSV_OC_OC = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_NSV_OC_AN = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_NSV_OC_AC = BASE_CMPP_W_NSV | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_NSV_AN_UN = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_NSV_AN_UC = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_NSV_AN_CN = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_NSV_AN_CC = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_NSV_AN_ON = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_NSV_AN_OC = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_NSV_AN_AN = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_NSV_AN_AC = BASE_CMPP_W_NSV | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_NSV_AC_UN = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_NSV_AC_UC = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_NSV_AC_CN = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_NSV_AC_CC = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_NSV_AC_ON = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_NSV_AC_OC = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_NSV_AC_AN = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_NSV_AC_AC = BASE_CMPP_W_NSV | IR_DEST1_AC | IR_DEST2_AC,

//
// Integer cmpp EV opcodes
//   
   
   CMPP_W_EV_UN_UN = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_UN,
   CMPP_W_EV_UN_UC = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_UC,
   CMPP_W_EV_UN_CN = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_CN,
   CMPP_W_EV_UN_CC = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_CC,
   CMPP_W_EV_UN_ON = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_ON,
   CMPP_W_EV_UN_OC = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_OC,
   CMPP_W_EV_UN_AN = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_AN,
   CMPP_W_EV_UN_AC = BASE_CMPP_W_EV | IR_DEST1_UN | IR_DEST2_AC,

   CMPP_W_EV_UC_UN = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_UN,
   CMPP_W_EV_UC_UC = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_UC,
   CMPP_W_EV_UC_CN = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_CN,
   CMPP_W_EV_UC_CC = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_CC,
   CMPP_W_EV_UC_ON = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_ON,
   CMPP_W_EV_UC_OC = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_OC,
   CMPP_W_EV_UC_AN = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_AN,
   CMPP_W_EV_UC_AC = BASE_CMPP_W_EV | IR_DEST1_UC | IR_DEST2_AC,

   CMPP_W_EV_CN_UN = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_UN,
   CMPP_W_EV_CN_UC = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_UC,
   CMPP_W_EV_CN_CN = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_CN,
   CMPP_W_EV_CN_CC = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_CC,
   CMPP_W_EV_CN_ON = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_ON,
   CMPP_W_EV_CN_OC = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_OC,
   CMPP_W_EV_CN_AN = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_AN,
   CMPP_W_EV_CN_AC = BASE_CMPP_W_EV | IR_DEST1_CN | IR_DEST2_AC,

   CMPP_W_EV_CC_UN = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_UN,
   CMPP_W_EV_CC_UC = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_UC,
   CMPP_W_EV_CC_CN = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_CN,
   CMPP_W_EV_CC_CC = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_CC,
   CMPP_W_EV_CC_ON = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_ON,
   CMPP_W_EV_CC_OC = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_OC,
   CMPP_W_EV_CC_AN = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_AN,
   CMPP_W_EV_CC_AC = BASE_CMPP_W_EV | IR_DEST1_CC | IR_DEST2_AC,

   CMPP_W_EV_ON_UN = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_UN,
   CMPP_W_EV_ON_UC = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_UC,
   CMPP_W_EV_ON_CN = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_CN,
   CMPP_W_EV_ON_CC = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_CC,
   CMPP_W_EV_ON_ON = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_ON,
   CMPP_W_EV_ON_OC = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_OC,
   CMPP_W_EV_ON_AN = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_AN,
   CMPP_W_EV_ON_AC = BASE_CMPP_W_EV | IR_DEST1_ON | IR_DEST2_AC,

   CMPP_W_EV_OC_UN = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_UN,
   CMPP_W_EV_OC_UC = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_UC,
   CMPP_W_EV_OC_CN = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_CN,
   CMPP_W_EV_OC_CC = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_CC,
   CMPP_W_EV_OC_ON = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_ON,
   CMPP_W_EV_OC_OC = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_OC,
   CMPP_W_EV_OC_AN = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_AN,
   CMPP_W_EV_OC_AC = BASE_CMPP_W_EV | IR_DEST1_OC | IR_DEST2_AC,

   CMPP_W_EV_AN_UN = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_UN,
   CMPP_W_EV_AN_UC = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_UC,
   CMPP_W_EV_AN_CN = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_CN,
   CMPP_W_EV_AN_CC = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_CC,
   CMPP_W_EV_AN_ON = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_ON,
   CMPP_W_EV_AN_OC = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_OC,
   CMPP_W_EV_AN_AN = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_AN,
   CMPP_W_EV_AN_AC = BASE_CMPP_W_EV | IR_DEST1_AN | IR_DEST2_AC,

   CMPP_W_EV_AC_UN = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_UN,
   CMPP_W_EV_AC_UC = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_UC,
   CMPP_W_EV_AC_CN = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_CN,
   CMPP_W_EV_AC_CC = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_CC,
   CMPP_W_EV_AC_ON = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_ON,
   CMPP_W_EV_AC_OC = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_OC,
   CMPP_W_EV_AC_AN = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_AN,
   CMPP_W_EV_AC_AC = BASE_CMPP_W_EV | IR_DEST1_AC | IR_DEST2_AC
} ;

//
// Floating point cmpp Single-precision FALSE opcodes
//

enum Opcode_cmpp_part3 {
   
   
   FCMPP_S_FALSE_UN_UN = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_FALSE_UN_UC = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_FALSE_UN_CN = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_FALSE_UN_CC = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_FALSE_UN_ON = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_FALSE_UN_OC = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_FALSE_UN_AN = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_FALSE_UN_AC = BASE_FCMPP_S_FALSE | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_FALSE_UC_UN = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_FALSE_UC_UC = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_FALSE_UC_CN = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_FALSE_UC_CC = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_FALSE_UC_ON = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_FALSE_UC_OC = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_FALSE_UC_AN = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_FALSE_UC_AC = BASE_FCMPP_S_FALSE | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_FALSE_CN_UN = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_FALSE_CN_UC = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_FALSE_CN_CN = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_FALSE_CN_CC = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_FALSE_CN_ON = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_FALSE_CN_OC = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_FALSE_CN_AN = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_FALSE_CN_AC = BASE_FCMPP_S_FALSE | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_FALSE_CC_UN = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_FALSE_CC_UC = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_FALSE_CC_CN = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_FALSE_CC_CC = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_FALSE_CC_ON = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_FALSE_CC_OC = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_FALSE_CC_AN = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_FALSE_CC_AC = BASE_FCMPP_S_FALSE | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_FALSE_ON_UN = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_FALSE_ON_UC = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_FALSE_ON_CN = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_FALSE_ON_CC = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_FALSE_ON_ON = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_FALSE_ON_OC = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_FALSE_ON_AN = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_FALSE_ON_AC = BASE_FCMPP_S_FALSE | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_FALSE_OC_UN = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_FALSE_OC_UC = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_FALSE_OC_CN = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_FALSE_OC_CC = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_FALSE_OC_ON = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_FALSE_OC_OC = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_FALSE_OC_AN = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_FALSE_OC_AC = BASE_FCMPP_S_FALSE | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_FALSE_AN_UN = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_FALSE_AN_UC = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_FALSE_AN_CN = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_FALSE_AN_CC = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_FALSE_AN_ON = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_FALSE_AN_OC = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_FALSE_AN_AN = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_FALSE_AN_AC = BASE_FCMPP_S_FALSE | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_FALSE_AC_UN = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_FALSE_AC_UC = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_FALSE_AC_CN = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_FALSE_AC_CC = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_FALSE_AC_ON = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_FALSE_AC_OC = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_FALSE_AC_AN = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_FALSE_AC_AC = BASE_FCMPP_S_FALSE | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision EQ opcodes
//   
   
   FCMPP_S_EQ_UN_UN = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_EQ_UN_UC = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_EQ_UN_CN = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_EQ_UN_CC = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_EQ_UN_ON = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_EQ_UN_OC = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_EQ_UN_AN = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_EQ_UN_AC = BASE_FCMPP_S_EQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_EQ_UC_UN = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_EQ_UC_UC = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_EQ_UC_CN = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_EQ_UC_CC = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_EQ_UC_ON = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_EQ_UC_OC = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_EQ_UC_AN = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_EQ_UC_AC = BASE_FCMPP_S_EQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_EQ_CN_UN = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_EQ_CN_UC = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_EQ_CN_CN = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_EQ_CN_CC = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_EQ_CN_ON = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_EQ_CN_OC = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_EQ_CN_AN = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_EQ_CN_AC = BASE_FCMPP_S_EQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_EQ_CC_UN = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_EQ_CC_UC = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_EQ_CC_CN = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_EQ_CC_CC = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_EQ_CC_ON = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_EQ_CC_OC = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_EQ_CC_AN = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_EQ_CC_AC = BASE_FCMPP_S_EQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_EQ_ON_UN = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_EQ_ON_UC = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_EQ_ON_CN = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_EQ_ON_CC = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_EQ_ON_ON = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_EQ_ON_OC = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_EQ_ON_AN = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_EQ_ON_AC = BASE_FCMPP_S_EQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_EQ_OC_UN = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_EQ_OC_UC = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_EQ_OC_CN = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_EQ_OC_CC = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_EQ_OC_ON = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_EQ_OC_OC = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_EQ_OC_AN = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_EQ_OC_AC = BASE_FCMPP_S_EQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_EQ_AN_UN = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_EQ_AN_UC = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_EQ_AN_CN = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_EQ_AN_CC = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_EQ_AN_ON = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_EQ_AN_OC = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_EQ_AN_AN = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_EQ_AN_AC = BASE_FCMPP_S_EQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_EQ_AC_UN = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_EQ_AC_UC = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_EQ_AC_CN = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_EQ_AC_CC = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_EQ_AC_ON = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_EQ_AC_OC = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_EQ_AC_AN = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_EQ_AC_AC = BASE_FCMPP_S_EQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision LT opcodes
//   
   
   FCMPP_S_LT_UN_UN = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_LT_UN_UC = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_LT_UN_CN = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_LT_UN_CC = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_LT_UN_ON = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_LT_UN_OC = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_LT_UN_AN = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_LT_UN_AC = BASE_FCMPP_S_LT | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_LT_UC_UN = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_LT_UC_UC = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_LT_UC_CN = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_LT_UC_CC = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_LT_UC_ON = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_LT_UC_OC = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_LT_UC_AN = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_LT_UC_AC = BASE_FCMPP_S_LT | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_LT_CN_UN = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_LT_CN_UC = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_LT_CN_CN = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_LT_CN_CC = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_LT_CN_ON = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_LT_CN_OC = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_LT_CN_AN = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_LT_CN_AC = BASE_FCMPP_S_LT | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_LT_CC_UN = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_LT_CC_UC = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_LT_CC_CN = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_LT_CC_CC = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_LT_CC_ON = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_LT_CC_OC = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_LT_CC_AN = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_LT_CC_AC = BASE_FCMPP_S_LT | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_LT_ON_UN = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_LT_ON_UC = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_LT_ON_CN = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_LT_ON_CC = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_LT_ON_ON = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_LT_ON_OC = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_LT_ON_AN = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_LT_ON_AC = BASE_FCMPP_S_LT | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_LT_OC_UN = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_LT_OC_UC = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_LT_OC_CN = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_LT_OC_CC = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_LT_OC_ON = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_LT_OC_OC = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_LT_OC_AN = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_LT_OC_AC = BASE_FCMPP_S_LT | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_LT_AN_UN = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_LT_AN_UC = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_LT_AN_CN = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_LT_AN_CC = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_LT_AN_ON = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_LT_AN_OC = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_LT_AN_AN = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_LT_AN_AC = BASE_FCMPP_S_LT | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_LT_AC_UN = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_LT_AC_UC = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_LT_AC_CN = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_LT_AC_CC = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_LT_AC_ON = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_LT_AC_OC = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_LT_AC_AN = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_LT_AC_AC = BASE_FCMPP_S_LT | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision LEQ opcodes
//   
   
   FCMPP_S_LEQ_UN_UN = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_LEQ_UN_UC = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_LEQ_UN_CN = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_LEQ_UN_CC = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_LEQ_UN_ON = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_LEQ_UN_OC = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_LEQ_UN_AN = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_LEQ_UN_AC = BASE_FCMPP_S_LEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_LEQ_UC_UN = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_LEQ_UC_UC = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_LEQ_UC_CN = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_LEQ_UC_CC = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_LEQ_UC_ON = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_LEQ_UC_OC = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_LEQ_UC_AN = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_LEQ_UC_AC = BASE_FCMPP_S_LEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_LEQ_CN_UN = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_LEQ_CN_UC = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_LEQ_CN_CN = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_LEQ_CN_CC = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_LEQ_CN_ON = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_LEQ_CN_OC = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_LEQ_CN_AN = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_LEQ_CN_AC = BASE_FCMPP_S_LEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_LEQ_CC_UN = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_LEQ_CC_UC = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_LEQ_CC_CN = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_LEQ_CC_CC = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_LEQ_CC_ON = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_LEQ_CC_OC = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_LEQ_CC_AN = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_LEQ_CC_AC = BASE_FCMPP_S_LEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_LEQ_ON_UN = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_LEQ_ON_UC = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_LEQ_ON_CN = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_LEQ_ON_CC = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_LEQ_ON_ON = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_LEQ_ON_OC = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_LEQ_ON_AN = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_LEQ_ON_AC = BASE_FCMPP_S_LEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_LEQ_OC_UN = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_LEQ_OC_UC = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_LEQ_OC_CN = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_LEQ_OC_CC = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_LEQ_OC_ON = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_LEQ_OC_OC = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_LEQ_OC_AN = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_LEQ_OC_AC = BASE_FCMPP_S_LEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_LEQ_AN_UN = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_LEQ_AN_UC = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_LEQ_AN_CN = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_LEQ_AN_CC = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_LEQ_AN_ON = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_LEQ_AN_OC = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_LEQ_AN_AN = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_LEQ_AN_AC = BASE_FCMPP_S_LEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_LEQ_AC_UN = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_LEQ_AC_UC = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_LEQ_AC_CN = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_LEQ_AC_CC = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_LEQ_AC_ON = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_LEQ_AC_OC = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_LEQ_AC_AN = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_LEQ_AC_AC = BASE_FCMPP_S_LEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision GT opcodes
//   
   
   FCMPP_S_GT_UN_UN = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_GT_UN_UC = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_GT_UN_CN = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_GT_UN_CC = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_GT_UN_ON = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_GT_UN_OC = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_GT_UN_AN = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_GT_UN_AC = BASE_FCMPP_S_GT | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_GT_UC_UN = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_GT_UC_UC = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_GT_UC_CN = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_GT_UC_CC = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_GT_UC_ON = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_GT_UC_OC = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_GT_UC_AN = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_GT_UC_AC = BASE_FCMPP_S_GT | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_GT_CN_UN = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_GT_CN_UC = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_GT_CN_CN = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_GT_CN_CC = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_GT_CN_ON = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_GT_CN_OC = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_GT_CN_AN = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_GT_CN_AC = BASE_FCMPP_S_GT | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_GT_CC_UN = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_GT_CC_UC = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_GT_CC_CN = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_GT_CC_CC = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_GT_CC_ON = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_GT_CC_OC = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_GT_CC_AN = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_GT_CC_AC = BASE_FCMPP_S_GT | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_GT_ON_UN = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_GT_ON_UC = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_GT_ON_CN = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_GT_ON_CC = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_GT_ON_ON = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_GT_ON_OC = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_GT_ON_AN = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_GT_ON_AC = BASE_FCMPP_S_GT | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_GT_OC_UN = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_GT_OC_UC = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_GT_OC_CN = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_GT_OC_CC = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_GT_OC_ON = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_GT_OC_OC = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_GT_OC_AN = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_GT_OC_AC = BASE_FCMPP_S_GT | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_GT_AN_UN = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_GT_AN_UC = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_GT_AN_CN = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_GT_AN_CC = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_GT_AN_ON = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_GT_AN_OC = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_GT_AN_AN = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_GT_AN_AC = BASE_FCMPP_S_GT | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_GT_AC_UN = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_GT_AC_UC = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_GT_AC_CN = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_GT_AC_CC = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_GT_AC_ON = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_GT_AC_OC = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_GT_AC_AN = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_GT_AC_AC = BASE_FCMPP_S_GT | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision GEQ opcodes
//   
   
   FCMPP_S_GEQ_UN_UN = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_GEQ_UN_UC = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_GEQ_UN_CN = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_GEQ_UN_CC = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_GEQ_UN_ON = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_GEQ_UN_OC = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_GEQ_UN_AN = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_GEQ_UN_AC = BASE_FCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_GEQ_UC_UN = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_GEQ_UC_UC = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_GEQ_UC_CN = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_GEQ_UC_CC = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_GEQ_UC_ON = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_GEQ_UC_OC = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_GEQ_UC_AN = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_GEQ_UC_AC = BASE_FCMPP_S_GEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_GEQ_CN_UN = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_GEQ_CN_UC = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_GEQ_CN_CN = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_GEQ_CN_CC = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_GEQ_CN_ON = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_GEQ_CN_OC = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_GEQ_CN_AN = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_GEQ_CN_AC = BASE_FCMPP_S_GEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_GEQ_CC_UN = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_GEQ_CC_UC = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_GEQ_CC_CN = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_GEQ_CC_CC = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_GEQ_CC_ON = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_GEQ_CC_OC = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_GEQ_CC_AN = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_GEQ_CC_AC = BASE_FCMPP_S_GEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_GEQ_ON_UN = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_GEQ_ON_UC = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_GEQ_ON_CN = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_GEQ_ON_CC = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_GEQ_ON_ON = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_GEQ_ON_OC = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_GEQ_ON_AN = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_GEQ_ON_AC = BASE_FCMPP_S_GEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_GEQ_OC_UN = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_GEQ_OC_UC = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_GEQ_OC_CN = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_GEQ_OC_CC = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_GEQ_OC_ON = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_GEQ_OC_OC = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_GEQ_OC_AN = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_GEQ_OC_AC = BASE_FCMPP_S_GEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_GEQ_AN_UN = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_GEQ_AN_UC = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_GEQ_AN_CN = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_GEQ_AN_CC = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_GEQ_AN_ON = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_GEQ_AN_OC = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_GEQ_AN_AN = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_GEQ_AN_AC = BASE_FCMPP_S_GEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_GEQ_AC_UN = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_GEQ_AC_UC = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_GEQ_AC_CN = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_GEQ_AC_CC = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_GEQ_AC_ON = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_GEQ_AC_OC = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_GEQ_AC_AN = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_GEQ_AC_AC = BASE_FCMPP_S_GEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision NEQ opcodes
//   
   
   FCMPP_S_NEQ_UN_UN = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_NEQ_UN_UC = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_NEQ_UN_CN = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_NEQ_UN_CC = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_NEQ_UN_ON = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_NEQ_UN_OC = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_NEQ_UN_AN = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_NEQ_UN_AC = BASE_FCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_NEQ_UC_UN = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_NEQ_UC_UC = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_NEQ_UC_CN = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_NEQ_UC_CC = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_NEQ_UC_ON = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_NEQ_UC_OC = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_NEQ_UC_AN = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_NEQ_UC_AC = BASE_FCMPP_S_NEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_NEQ_CN_UN = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_NEQ_CN_UC = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_NEQ_CN_CN = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_NEQ_CN_CC = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_NEQ_CN_ON = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_NEQ_CN_OC = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_NEQ_CN_AN = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_NEQ_CN_AC = BASE_FCMPP_S_NEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_NEQ_CC_UN = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_NEQ_CC_UC = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_NEQ_CC_CN = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_NEQ_CC_CC = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_NEQ_CC_ON = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_NEQ_CC_OC = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_NEQ_CC_AN = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_NEQ_CC_AC = BASE_FCMPP_S_NEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_NEQ_ON_UN = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_NEQ_ON_UC = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_NEQ_ON_CN = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_NEQ_ON_CC = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_NEQ_ON_ON = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_NEQ_ON_OC = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_NEQ_ON_AN = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_NEQ_ON_AC = BASE_FCMPP_S_NEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_NEQ_OC_UN = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_NEQ_OC_UC = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_NEQ_OC_CN = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_NEQ_OC_CC = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_NEQ_OC_ON = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_NEQ_OC_OC = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_NEQ_OC_AN = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_NEQ_OC_AC = BASE_FCMPP_S_NEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_NEQ_AN_UN = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_NEQ_AN_UC = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_NEQ_AN_CN = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_NEQ_AN_CC = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_NEQ_AN_ON = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_NEQ_AN_OC = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_NEQ_AN_AN = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_NEQ_AN_AC = BASE_FCMPP_S_NEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_NEQ_AC_UN = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_NEQ_AC_UC = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_NEQ_AC_CN = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_NEQ_AC_CC = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_NEQ_AC_ON = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_NEQ_AC_OC = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_NEQ_AC_AN = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_NEQ_AC_AC = BASE_FCMPP_S_NEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Single-precision TRUE opcodes
//   
   
   FCMPP_S_TRUE_UN_UN = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_S_TRUE_UN_UC = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_S_TRUE_UN_CN = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_S_TRUE_UN_CC = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_S_TRUE_UN_ON = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_S_TRUE_UN_OC = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_S_TRUE_UN_AN = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_S_TRUE_UN_AC = BASE_FCMPP_S_TRUE | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_S_TRUE_UC_UN = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_S_TRUE_UC_UC = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_S_TRUE_UC_CN = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_S_TRUE_UC_CC = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_S_TRUE_UC_ON = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_S_TRUE_UC_OC = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_S_TRUE_UC_AN = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_S_TRUE_UC_AC = BASE_FCMPP_S_TRUE | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_S_TRUE_CN_UN = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_S_TRUE_CN_UC = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_S_TRUE_CN_CN = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_S_TRUE_CN_CC = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_S_TRUE_CN_ON = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_S_TRUE_CN_OC = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_S_TRUE_CN_AN = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_S_TRUE_CN_AC = BASE_FCMPP_S_TRUE | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_S_TRUE_CC_UN = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_S_TRUE_CC_UC = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_S_TRUE_CC_CN = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_S_TRUE_CC_CC = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_S_TRUE_CC_ON = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_S_TRUE_CC_OC = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_S_TRUE_CC_AN = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_S_TRUE_CC_AC = BASE_FCMPP_S_TRUE | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_S_TRUE_ON_UN = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_S_TRUE_ON_UC = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_S_TRUE_ON_CN = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_S_TRUE_ON_CC = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_S_TRUE_ON_ON = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_S_TRUE_ON_OC = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_S_TRUE_ON_AN = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_S_TRUE_ON_AC = BASE_FCMPP_S_TRUE | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_S_TRUE_OC_UN = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_S_TRUE_OC_UC = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_S_TRUE_OC_CN = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_S_TRUE_OC_CC = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_S_TRUE_OC_ON = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_S_TRUE_OC_OC = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_S_TRUE_OC_AN = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_S_TRUE_OC_AC = BASE_FCMPP_S_TRUE | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_S_TRUE_AN_UN = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_S_TRUE_AN_UC = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_S_TRUE_AN_CN = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_S_TRUE_AN_CC = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_S_TRUE_AN_ON = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_S_TRUE_AN_OC = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_S_TRUE_AN_AN = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_S_TRUE_AN_AC = BASE_FCMPP_S_TRUE | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_S_TRUE_AC_UN = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_S_TRUE_AC_UC = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_S_TRUE_AC_CN = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_S_TRUE_AC_CC = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_S_TRUE_AC_ON = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_S_TRUE_AC_OC = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_S_TRUE_AC_AN = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_S_TRUE_AC_AC = BASE_FCMPP_S_TRUE | IR_DEST1_AC | IR_DEST2_AC
} ;

//
// Floating point cmpp Double-precision FALSE opcodes
//   

enum Opcode_cmpp_part4 {

   FCMPP_D_FALSE_UN_UN = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_FALSE_UN_UC = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_FALSE_UN_CN = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_FALSE_UN_CC = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_FALSE_UN_ON = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_FALSE_UN_OC = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_FALSE_UN_AN = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_FALSE_UN_AC = BASE_FCMPP_D_FALSE | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_FALSE_UC_UN = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_FALSE_UC_UC = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_FALSE_UC_CN = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_FALSE_UC_CC = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_FALSE_UC_ON = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_FALSE_UC_OC = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_FALSE_UC_AN = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_FALSE_UC_AC = BASE_FCMPP_D_FALSE | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_FALSE_CN_UN = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_FALSE_CN_UC = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_FALSE_CN_CN = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_FALSE_CN_CC = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_FALSE_CN_ON = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_FALSE_CN_OC = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_FALSE_CN_AN = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_FALSE_CN_AC = BASE_FCMPP_D_FALSE | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_FALSE_CC_UN = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_FALSE_CC_UC = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_FALSE_CC_CN = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_FALSE_CC_CC = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_FALSE_CC_ON = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_FALSE_CC_OC = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_FALSE_CC_AN = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_FALSE_CC_AC = BASE_FCMPP_D_FALSE | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_FALSE_ON_UN = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_FALSE_ON_UC = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_FALSE_ON_CN = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_FALSE_ON_CC = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_FALSE_ON_ON = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_FALSE_ON_OC = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_FALSE_ON_AN = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_FALSE_ON_AC = BASE_FCMPP_D_FALSE | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_FALSE_OC_UN = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_FALSE_OC_UC = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_FALSE_OC_CN = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_FALSE_OC_CC = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_FALSE_OC_ON = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_FALSE_OC_OC = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_FALSE_OC_AN = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_FALSE_OC_AC = BASE_FCMPP_D_FALSE | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_FALSE_AN_UN = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_FALSE_AN_UC = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_FALSE_AN_CN = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_FALSE_AN_CC = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_FALSE_AN_ON = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_FALSE_AN_OC = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_FALSE_AN_AN = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_FALSE_AN_AC = BASE_FCMPP_D_FALSE | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_FALSE_AC_UN = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_FALSE_AC_UC = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_FALSE_AC_CN = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_FALSE_AC_CC = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_FALSE_AC_ON = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_FALSE_AC_OC = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_FALSE_AC_AN = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_FALSE_AC_AC = BASE_FCMPP_D_FALSE | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision EQ opcodes
//   
   
   FCMPP_D_EQ_UN_UN = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_EQ_UN_UC = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_EQ_UN_CN = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_EQ_UN_CC = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_EQ_UN_ON = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_EQ_UN_OC = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_EQ_UN_AN = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_EQ_UN_AC = BASE_FCMPP_D_EQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_EQ_UC_UN = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_EQ_UC_UC = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_EQ_UC_CN = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_EQ_UC_CC = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_EQ_UC_ON = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_EQ_UC_OC = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_EQ_UC_AN = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_EQ_UC_AC = BASE_FCMPP_D_EQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_EQ_CN_UN = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_EQ_CN_UC = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_EQ_CN_CN = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_EQ_CN_CC = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_EQ_CN_ON = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_EQ_CN_OC = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_EQ_CN_AN = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_EQ_CN_AC = BASE_FCMPP_D_EQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_EQ_CC_UN = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_EQ_CC_UC = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_EQ_CC_CN = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_EQ_CC_CC = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_EQ_CC_ON = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_EQ_CC_OC = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_EQ_CC_AN = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_EQ_CC_AC = BASE_FCMPP_D_EQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_EQ_ON_UN = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_EQ_ON_UC = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_EQ_ON_CN = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_EQ_ON_CC = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_EQ_ON_ON = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_EQ_ON_OC = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_EQ_ON_AN = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_EQ_ON_AC = BASE_FCMPP_D_EQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_EQ_OC_UN = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_EQ_OC_UC = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_EQ_OC_CN = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_EQ_OC_CC = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_EQ_OC_ON = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_EQ_OC_OC = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_EQ_OC_AN = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_EQ_OC_AC = BASE_FCMPP_D_EQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_EQ_AN_UN = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_EQ_AN_UC = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_EQ_AN_CN = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_EQ_AN_CC = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_EQ_AN_ON = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_EQ_AN_OC = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_EQ_AN_AN = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_EQ_AN_AC = BASE_FCMPP_D_EQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_EQ_AC_UN = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_EQ_AC_UC = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_EQ_AC_CN = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_EQ_AC_CC = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_EQ_AC_ON = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_EQ_AC_OC = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_EQ_AC_AN = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_EQ_AC_AC = BASE_FCMPP_D_EQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision LT opcodes
//   
   
   FCMPP_D_LT_UN_UN = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_LT_UN_UC = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_LT_UN_CN = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_LT_UN_CC = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_LT_UN_ON = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_LT_UN_OC = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_LT_UN_AN = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_LT_UN_AC = BASE_FCMPP_D_LT | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_LT_UC_UN = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_LT_UC_UC = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_LT_UC_CN = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_LT_UC_CC = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_LT_UC_ON = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_LT_UC_OC = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_LT_UC_AN = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_LT_UC_AC = BASE_FCMPP_D_LT | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_LT_CN_UN = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_LT_CN_UC = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_LT_CN_CN = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_LT_CN_CC = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_LT_CN_ON = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_LT_CN_OC = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_LT_CN_AN = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_LT_CN_AC = BASE_FCMPP_D_LT | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_LT_CC_UN = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_LT_CC_UC = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_LT_CC_CN = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_LT_CC_CC = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_LT_CC_ON = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_LT_CC_OC = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_LT_CC_AN = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_LT_CC_AC = BASE_FCMPP_D_LT | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_LT_ON_UN = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_LT_ON_UC = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_LT_ON_CN = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_LT_ON_CC = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_LT_ON_ON = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_LT_ON_OC = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_LT_ON_AN = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_LT_ON_AC = BASE_FCMPP_D_LT | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_LT_OC_UN = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_LT_OC_UC = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_LT_OC_CN = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_LT_OC_CC = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_LT_OC_ON = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_LT_OC_OC = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_LT_OC_AN = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_LT_OC_AC = BASE_FCMPP_D_LT | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_LT_AN_UN = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_LT_AN_UC = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_LT_AN_CN = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_LT_AN_CC = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_LT_AN_ON = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_LT_AN_OC = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_LT_AN_AN = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_LT_AN_AC = BASE_FCMPP_D_LT | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_LT_AC_UN = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_LT_AC_UC = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_LT_AC_CN = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_LT_AC_CC = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_LT_AC_ON = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_LT_AC_OC = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_LT_AC_AN = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_LT_AC_AC = BASE_FCMPP_D_LT | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision LEQ opcodes
//   
   
   FCMPP_D_LEQ_UN_UN = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_LEQ_UN_UC = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_LEQ_UN_CN = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_LEQ_UN_CC = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_LEQ_UN_ON = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_LEQ_UN_OC = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_LEQ_UN_AN = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_LEQ_UN_AC = BASE_FCMPP_D_LEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_LEQ_UC_UN = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_LEQ_UC_UC = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_LEQ_UC_CN = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_LEQ_UC_CC = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_LEQ_UC_ON = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_LEQ_UC_OC = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_LEQ_UC_AN = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_LEQ_UC_AC = BASE_FCMPP_D_LEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_LEQ_CN_UN = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_LEQ_CN_UC = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_LEQ_CN_CN = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_LEQ_CN_CC = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_LEQ_CN_ON = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_LEQ_CN_OC = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_LEQ_CN_AN = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_LEQ_CN_AC = BASE_FCMPP_D_LEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_LEQ_CC_UN = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_LEQ_CC_UC = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_LEQ_CC_CN = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_LEQ_CC_CC = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_LEQ_CC_ON = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_LEQ_CC_OC = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_LEQ_CC_AN = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_LEQ_CC_AC = BASE_FCMPP_D_LEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_LEQ_ON_UN = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_LEQ_ON_UC = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_LEQ_ON_CN = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_LEQ_ON_CC = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_LEQ_ON_ON = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_LEQ_ON_OC = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_LEQ_ON_AN = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_LEQ_ON_AC = BASE_FCMPP_D_LEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_LEQ_OC_UN = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_LEQ_OC_UC = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_LEQ_OC_CN = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_LEQ_OC_CC = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_LEQ_OC_ON = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_LEQ_OC_OC = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_LEQ_OC_AN = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_LEQ_OC_AC = BASE_FCMPP_D_LEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_LEQ_AN_UN = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_LEQ_AN_UC = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_LEQ_AN_CN = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_LEQ_AN_CC = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_LEQ_AN_ON = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_LEQ_AN_OC = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_LEQ_AN_AN = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_LEQ_AN_AC = BASE_FCMPP_D_LEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_LEQ_AC_UN = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_LEQ_AC_UC = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_LEQ_AC_CN = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_LEQ_AC_CC = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_LEQ_AC_ON = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_LEQ_AC_OC = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_LEQ_AC_AN = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_LEQ_AC_AC = BASE_FCMPP_D_LEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision GT opcodes
//   
   
   FCMPP_D_GT_UN_UN = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_GT_UN_UC = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_GT_UN_CN = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_GT_UN_CC = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_GT_UN_ON = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_GT_UN_OC = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_GT_UN_AN = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_GT_UN_AC = BASE_FCMPP_D_GT | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_GT_UC_UN = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_GT_UC_UC = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_GT_UC_CN = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_GT_UC_CC = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_GT_UC_ON = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_GT_UC_OC = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_GT_UC_AN = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_GT_UC_AC = BASE_FCMPP_D_GT | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_GT_CN_UN = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_GT_CN_UC = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_GT_CN_CN = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_GT_CN_CC = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_GT_CN_ON = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_GT_CN_OC = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_GT_CN_AN = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_GT_CN_AC = BASE_FCMPP_D_GT | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_GT_CC_UN = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_GT_CC_UC = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_GT_CC_CN = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_GT_CC_CC = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_GT_CC_ON = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_GT_CC_OC = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_GT_CC_AN = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_GT_CC_AC = BASE_FCMPP_D_GT | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_GT_ON_UN = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_GT_ON_UC = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_GT_ON_CN = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_GT_ON_CC = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_GT_ON_ON = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_GT_ON_OC = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_GT_ON_AN = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_GT_ON_AC = BASE_FCMPP_D_GT | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_GT_OC_UN = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_GT_OC_UC = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_GT_OC_CN = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_GT_OC_CC = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_GT_OC_ON = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_GT_OC_OC = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_GT_OC_AN = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_GT_OC_AC = BASE_FCMPP_D_GT | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_GT_AN_UN = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_GT_AN_UC = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_GT_AN_CN = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_GT_AN_CC = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_GT_AN_ON = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_GT_AN_OC = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_GT_AN_AN = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_GT_AN_AC = BASE_FCMPP_D_GT | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_GT_AC_UN = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_GT_AC_UC = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_GT_AC_CN = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_GT_AC_CC = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_GT_AC_ON = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_GT_AC_OC = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_GT_AC_AN = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_GT_AC_AC = BASE_FCMPP_D_GT | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision GEQ opcodes
//   
   
   FCMPP_D_GEQ_UN_UN = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_GEQ_UN_UC = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_GEQ_UN_CN = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_GEQ_UN_CC = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_GEQ_UN_ON = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_GEQ_UN_OC = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_GEQ_UN_AN = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_GEQ_UN_AC = BASE_FCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_GEQ_UC_UN = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_GEQ_UC_UC = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_GEQ_UC_CN = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_GEQ_UC_CC = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_GEQ_UC_ON = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_GEQ_UC_OC = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_GEQ_UC_AN = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_GEQ_UC_AC = BASE_FCMPP_D_GEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_GEQ_CN_UN = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_GEQ_CN_UC = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_GEQ_CN_CN = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_GEQ_CN_CC = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_GEQ_CN_ON = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_GEQ_CN_OC = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_GEQ_CN_AN = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_GEQ_CN_AC = BASE_FCMPP_D_GEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_GEQ_CC_UN = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_GEQ_CC_UC = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_GEQ_CC_CN = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_GEQ_CC_CC = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_GEQ_CC_ON = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_GEQ_CC_OC = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_GEQ_CC_AN = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_GEQ_CC_AC = BASE_FCMPP_D_GEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_GEQ_ON_UN = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_GEQ_ON_UC = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_GEQ_ON_CN = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_GEQ_ON_CC = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_GEQ_ON_ON = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_GEQ_ON_OC = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_GEQ_ON_AN = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_GEQ_ON_AC = BASE_FCMPP_D_GEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_GEQ_OC_UN = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_GEQ_OC_UC = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_GEQ_OC_CN = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_GEQ_OC_CC = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_GEQ_OC_ON = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_GEQ_OC_OC = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_GEQ_OC_AN = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_GEQ_OC_AC = BASE_FCMPP_D_GEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_GEQ_AN_UN = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_GEQ_AN_UC = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_GEQ_AN_CN = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_GEQ_AN_CC = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_GEQ_AN_ON = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_GEQ_AN_OC = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_GEQ_AN_AN = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_GEQ_AN_AC = BASE_FCMPP_D_GEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_GEQ_AC_UN = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_GEQ_AC_UC = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_GEQ_AC_CN = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_GEQ_AC_CC = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_GEQ_AC_ON = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_GEQ_AC_OC = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_GEQ_AC_AN = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_GEQ_AC_AC = BASE_FCMPP_D_GEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision NEQ opcodes
//   
   
   FCMPP_D_NEQ_UN_UN = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_NEQ_UN_UC = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_NEQ_UN_CN = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_NEQ_UN_CC = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_NEQ_UN_ON = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_NEQ_UN_OC = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_NEQ_UN_AN = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_NEQ_UN_AC = BASE_FCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_NEQ_UC_UN = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_NEQ_UC_UC = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_NEQ_UC_CN = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_NEQ_UC_CC = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_NEQ_UC_ON = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_NEQ_UC_OC = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_NEQ_UC_AN = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_NEQ_UC_AC = BASE_FCMPP_D_NEQ | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_NEQ_CN_UN = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_NEQ_CN_UC = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_NEQ_CN_CN = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_NEQ_CN_CC = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_NEQ_CN_ON = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_NEQ_CN_OC = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_NEQ_CN_AN = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_NEQ_CN_AC = BASE_FCMPP_D_NEQ | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_NEQ_CC_UN = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_NEQ_CC_UC = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_NEQ_CC_CN = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_NEQ_CC_CC = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_NEQ_CC_ON = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_NEQ_CC_OC = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_NEQ_CC_AN = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_NEQ_CC_AC = BASE_FCMPP_D_NEQ | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_NEQ_ON_UN = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_NEQ_ON_UC = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_NEQ_ON_CN = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_NEQ_ON_CC = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_NEQ_ON_ON = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_NEQ_ON_OC = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_NEQ_ON_AN = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_NEQ_ON_AC = BASE_FCMPP_D_NEQ | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_NEQ_OC_UN = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_NEQ_OC_UC = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_NEQ_OC_CN = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_NEQ_OC_CC = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_NEQ_OC_ON = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_NEQ_OC_OC = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_NEQ_OC_AN = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_NEQ_OC_AC = BASE_FCMPP_D_NEQ | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_NEQ_AN_UN = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_NEQ_AN_UC = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_NEQ_AN_CN = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_NEQ_AN_CC = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_NEQ_AN_ON = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_NEQ_AN_OC = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_NEQ_AN_AN = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_NEQ_AN_AC = BASE_FCMPP_D_NEQ | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_NEQ_AC_UN = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_NEQ_AC_UC = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_NEQ_AC_CN = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_NEQ_AC_CC = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_NEQ_AC_ON = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_NEQ_AC_OC = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_NEQ_AC_AN = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_NEQ_AC_AC = BASE_FCMPP_D_NEQ | IR_DEST1_AC | IR_DEST2_AC,

//
// Floating point cmpp Double-precision TRUE opcodes
//   
   
   FCMPP_D_TRUE_UN_UN = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_UN,
   FCMPP_D_TRUE_UN_UC = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_UC,
   FCMPP_D_TRUE_UN_CN = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_CN,
   FCMPP_D_TRUE_UN_CC = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_CC,
   FCMPP_D_TRUE_UN_ON = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_ON,
   FCMPP_D_TRUE_UN_OC = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_OC,
   FCMPP_D_TRUE_UN_AN = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_AN,
   FCMPP_D_TRUE_UN_AC = BASE_FCMPP_D_TRUE | IR_DEST1_UN | IR_DEST2_AC,

   FCMPP_D_TRUE_UC_UN = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_UN,
   FCMPP_D_TRUE_UC_UC = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_UC,
   FCMPP_D_TRUE_UC_CN = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_CN,
   FCMPP_D_TRUE_UC_CC = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_CC,
   FCMPP_D_TRUE_UC_ON = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_ON,
   FCMPP_D_TRUE_UC_OC = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_OC,
   FCMPP_D_TRUE_UC_AN = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_AN,
   FCMPP_D_TRUE_UC_AC = BASE_FCMPP_D_TRUE | IR_DEST1_UC | IR_DEST2_AC,

   FCMPP_D_TRUE_CN_UN = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_UN,
   FCMPP_D_TRUE_CN_UC = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_UC,
   FCMPP_D_TRUE_CN_CN = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_CN,
   FCMPP_D_TRUE_CN_CC = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_CC,
   FCMPP_D_TRUE_CN_ON = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_ON,
   FCMPP_D_TRUE_CN_OC = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_OC,
   FCMPP_D_TRUE_CN_AN = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_AN,
   FCMPP_D_TRUE_CN_AC = BASE_FCMPP_D_TRUE | IR_DEST1_CN | IR_DEST2_AC,

   FCMPP_D_TRUE_CC_UN = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_UN,
   FCMPP_D_TRUE_CC_UC = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_UC,
   FCMPP_D_TRUE_CC_CN = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_CN,
   FCMPP_D_TRUE_CC_CC = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_CC,
   FCMPP_D_TRUE_CC_ON = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_ON,
   FCMPP_D_TRUE_CC_OC = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_OC,
   FCMPP_D_TRUE_CC_AN = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_AN,
   FCMPP_D_TRUE_CC_AC = BASE_FCMPP_D_TRUE | IR_DEST1_CC | IR_DEST2_AC,

   FCMPP_D_TRUE_ON_UN = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_UN,
   FCMPP_D_TRUE_ON_UC = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_UC,
   FCMPP_D_TRUE_ON_CN = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_CN,
   FCMPP_D_TRUE_ON_CC = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_CC,
   FCMPP_D_TRUE_ON_ON = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_ON,
   FCMPP_D_TRUE_ON_OC = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_OC,
   FCMPP_D_TRUE_ON_AN = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_AN,
   FCMPP_D_TRUE_ON_AC = BASE_FCMPP_D_TRUE | IR_DEST1_ON | IR_DEST2_AC,

   FCMPP_D_TRUE_OC_UN = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_UN,
   FCMPP_D_TRUE_OC_UC = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_UC,
   FCMPP_D_TRUE_OC_CN = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_CN,
   FCMPP_D_TRUE_OC_CC = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_CC,
   FCMPP_D_TRUE_OC_ON = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_ON,
   FCMPP_D_TRUE_OC_OC = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_OC,
   FCMPP_D_TRUE_OC_AN = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_AN,
   FCMPP_D_TRUE_OC_AC = BASE_FCMPP_D_TRUE | IR_DEST1_OC | IR_DEST2_AC,

   FCMPP_D_TRUE_AN_UN = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_UN,
   FCMPP_D_TRUE_AN_UC = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_UC,
   FCMPP_D_TRUE_AN_CN = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_CN,
   FCMPP_D_TRUE_AN_CC = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_CC,
   FCMPP_D_TRUE_AN_ON = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_ON,
   FCMPP_D_TRUE_AN_OC = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_OC,
   FCMPP_D_TRUE_AN_AN = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_AN,
   FCMPP_D_TRUE_AN_AC = BASE_FCMPP_D_TRUE | IR_DEST1_AN | IR_DEST2_AC,

   FCMPP_D_TRUE_AC_UN = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_UN,
   FCMPP_D_TRUE_AC_UC = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_UC,
   FCMPP_D_TRUE_AC_CN = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_CN,
   FCMPP_D_TRUE_AC_CC = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_CC,
   FCMPP_D_TRUE_AC_ON = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_ON,
   FCMPP_D_TRUE_AC_OC = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_OC,
   FCMPP_D_TRUE_AC_AN = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_AN,
   FCMPP_D_TRUE_AC_AC = BASE_FCMPP_D_TRUE | IR_DEST1_AC | IR_DEST2_AC

};

// SLARSEN: Vector compare opcodes
enum Opcode_cmpp_vec {

  VCMPP_W_EQ_UN_UN   = BASE_VCMPP_W_EQ   | IR_DEST1_UN | IR_DEST2_UN,
  VCMPP_W_NEQ_UN_UN  = BASE_VCMPP_W_NEQ  | IR_DEST1_UN | IR_DEST2_UN,
  VCMPP_W_GT_UN_UN   = BASE_VCMPP_W_GT   | IR_DEST1_UN | IR_DEST2_UN,
  VCMPP_W_GEQ_UN_UN  = BASE_VCMPP_W_GEQ  | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_S_EQ_UN_UN  = BASE_VFCMPP_S_EQ  | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_S_NEQ_UN_UN = BASE_VFCMPP_S_NEQ | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_S_GT_UN_UN  = BASE_VFCMPP_S_GT  | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_S_GEQ_UN_UN = BASE_VFCMPP_S_GEQ | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_D_EQ_UN_UN  = BASE_VFCMPP_D_EQ  | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_D_NEQ_UN_UN = BASE_VFCMPP_D_NEQ | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_D_GT_UN_UN  = BASE_VFCMPP_D_GT  | IR_DEST1_UN | IR_DEST2_UN,
  VFCMPP_D_GEQ_UN_UN = BASE_VFCMPP_D_GEQ | IR_DEST1_UN | IR_DEST2_UN

};

#endif
