$date
	Sun Oct 23 08:15:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#572842
b10000 &
b10000 %
1$
b10000 !
1"
#572843
0"
#572846
b1000 &
b1000 %
#572850
b100 &
b100 %
#572854
b10 &
b10 %
#572858
b1 &
b1 %
1#
#572862
b0 &
0#
b0 %
0$
#1503565
b1101 !
1"
#1503566
b1101 &
b1101 %
1$
#1503567
0"
#1503570
b101000 &
b101000 %
#1503574
b10100 &
b10100 %
#1503578
b1010 &
b1010 %
#1503582
b101 &
b101 %
#1503586
b10000 &
b10000 %
#1503590
b1000 &
b1000 %
#1503594
b100 &
b100 %
#1503598
b10 &
b10 %
#1503602
b1 &
b1 %
1#
#1503606
b0 &
0#
b0 %
0$
#2557746
b1010 &
b1010 %
1$
b1010 !
1"
#2557747
0"
#2557750
b101 &
b101 %
#2557754
b10000 &
b10000 %
#2557758
b1000 &
b1000 %
#2557762
b100 &
b100 %
#2557766
b10 &
b10 %
#2557770
b1 &
b1 %
1#
#2557774
b0 &
0#
b0 %
0$
#4500012
