<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_mpsoc_util_vector_logic_0_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_mpsoc_proc_sys_reset_0_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_mpsoc_system_ila_0_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="axi_ddr_mpsoc_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_util_vector_logic_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_system_ila_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/project_fpga/ddr_write_read/ddr_write_read.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="axi_ddr_mpsoc_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_util_vector_logic_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_PL_DDR_v1_0_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_system_ila_0_0_synth_1"/>
		<Parent Id="axi_ddr_mpsoc_rst_axi_m_aclk_300M_100M_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

