Protel Design System Design Rule Check
PCB File : F:\HEATER SYSTEM PID\PCB1.PcbDoc
Date     : 10/1/2023
Time     : 5:48:02 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.21mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Via (122mm,144mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.019mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Via (150mm,144mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.019mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Via (137mm,130mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Via (96mm,148mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Via (100mm,144mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad IC1-3(99.618mm,169.452mm) on Bottom Layer And Via (100mm,168mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad LCD-10(123.088mm,175.717mm) on Multi-Layer And Via (123mm,174mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm] / [Bottom Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Pad LCD-13(130.708mm,175.717mm) on Multi-Layer And Via (132mm,176mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.151mm] / [Bottom Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad LCD-2(102.768mm,175.717mm) on Multi-Layer And Via (104mm,176mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm] / [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad LCD-3(105.308mm,175.717mm) on Multi-Layer And Via (104mm,176mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm] / [Bottom Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad LCD-6(112.928mm,175.717mm) on Multi-Layer And Via (113mm,174mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad LED1-1(174.646mm,112.88mm) on Top Layer And Via (175mm,114mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Via (139mm,162mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Via (116mm,79mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Pad S1-C(138.836mm,117.101mm) on Multi-Layer And Via (138mm,116mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.204mm] / [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.116mm < 0.254mm) Between Pad S1-S2(143.486mm,109.601mm) on Multi-Layer And Via (142mm,112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.116mm] / [Bottom Solder] Mask Sliver [0.116mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad ST-LINK1-1(160.858mm,113.335mm) on Multi-Layer And Via (160mm,112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm] / [Bottom Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad ST-LINK1-1(160.858mm,113.335mm) on Multi-Layer And Via (162mm,112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm] / [Bottom Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad ST-LINK1-2(160.858mm,110.795mm) on Multi-Layer And Via (160mm,112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Pad ST-LINK1-2(160.858mm,110.795mm) on Multi-Layer And Via (162mm,112mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm] / [Bottom Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad U1-1(99.215mm,149.708mm) on Bottom Layer And Via (100mm,148mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad U3-1(177.368mm,95.295mm) on Bottom Layer And Via (177mm,94mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad U3-4(173.558mm,95.295mm) on Bottom Layer And Via (173mm,94mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-5(173.558mm,100.945mm) on Bottom Layer And Via (173mm,102mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad U3-8(177.368mm,100.945mm) on Bottom Layer And Via (178mm,100mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-1(130.99mm,141.702mm) on Bottom Layer And Pad U4-2(131.343mm,142.055mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-11(134.525mm,145.237mm) on Bottom Layer And Pad U4-12(134.879mm,145.591mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-15(137.608mm,144.884mm) on Bottom Layer And Pad U4-16(137.962mm,144.53mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-18(138.669mm,143.823mm) on Bottom Layer And Pad U4-19(139.022mm,143.47mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-22(140.083mm,142.409mm) on Bottom Layer And Pad U4-23(140.437mm,142.055mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-25(140.79mm,139.679mm) on Bottom Layer And Pad U4-26(140.437mm,139.326mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-29(139.376mm,138.265mm) on Bottom Layer And Pad U4-30(139.022mm,137.912mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-4(132.05mm,142.762mm) on Bottom Layer And Pad U4-5(132.404mm,143.116mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Pad U4-4(132.05mm,142.762mm) on Bottom Layer And Via (133mm,142mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-43(132.758mm,137.912mm) on Bottom Layer And Pad U4-44(132.404mm,138.265mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-5(132.404mm,143.116mm) on Bottom Layer And Pad U4-6(132.758mm,143.47mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Pad U4-5(132.404mm,143.116mm) on Bottom Layer And Via (133mm,142mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U4-8(133.465mm,144.177mm) on Bottom Layer And Pad U4-9(133.818mm,144.53mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad XT1-1(131.535mm,151.122mm) on Bottom Layer And Via (131mm,150mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad XT1-4(133.235mm,151.122mm) on Bottom Layer And Via (133mm,150mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.069mm]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (107.971mm,97.56mm) on Top Overlay And Pad IC2-1(106.621mm,97.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (128.615mm,151.155mm) on Bottom Overlay And Pad C7-1(129.464mm,151.054mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (184.682mm,123.317mm) on Top Overlay And Pad LCD-Hole 0(184.683mm,123.266mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (184.682mm,172.923mm) on Top Overlay And Pad LCD-Hole 0(184.683mm,172.923mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Arc (86.385mm,174.015mm) on Top Overlay And Pad VR1-1(83.845mm,171.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Arc (86.385mm,174.015mm) on Top Overlay And Pad VR1-2(86.385mm,176.555mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (86.385mm,174.041mm) on Top Overlay And Pad VR1-2(86.385mm,176.555mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (86.385mm,174.041mm) on Top Overlay And Pad VR1-3(88.925mm,171.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (94.614mm,172.923mm) on Top Overlay And Pad LCD-Hole 0(94.64mm,172.923mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (94.766mm,123.368mm) on Top Overlay And Pad LCD-Hole 0(94.767mm,123.393mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (95.048mm,168.102mm) on Bottom Overlay And Pad IC1-1(95.048mm,169.452mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-1(108.39mm,114.656mm) on Top Layer And Text "C16" (105.385mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(108.39mm,114.656mm) on Top Layer And Track (107.709mm,112.801mm)(107.709mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(108.39mm,114.656mm) on Top Layer And Track (107.709mm,115.367mm)(107.709mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(101.39mm,114.656mm) on Top Layer And Track (102.071mm,112.801mm)(102.071mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(101.39mm,114.656mm) on Top Layer And Track (102.071mm,115.367mm)(102.071mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT2-1(97.759mm,114.656mm) on Top Layer And Text "C17" (94.767mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-1(97.759mm,114.656mm) on Top Layer And Track (97.079mm,112.801mm)(97.079mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-1(97.759mm,114.656mm) on Top Layer And Track (97.079mm,115.367mm)(97.079mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-2(90.759mm,114.656mm) on Top Layer And Track (91.44mm,112.801mm)(91.44mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT2-2(90.759mm,114.656mm) on Top Layer And Track (91.44mm,115.367mm)(91.44mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT3-1(119.02mm,114.656mm) on Top Layer And Text "C15" (116.027mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-1(119.02mm,114.656mm) on Top Layer And Track (118.34mm,112.801mm)(118.34mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT3-1(119.02mm,114.656mm) on Top Layer And Track (118.34mm,115.367mm)(118.34mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Text "C12" (124.231mm,140.259mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Track (120.879mm,141.834mm)(120.879mm,143.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Track (120.879mm,141.834mm)(122.264mm,141.834mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Track (120.879mm,143.612mm)(122.264mm,143.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Track (122.407mm,142.04mm)(122.864mm,142.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C10-1(121.686mm,142.726mm) on Bottom Layer And Track (122.407mm,143.412mm)(122.864mm,143.412mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Text "C12" (124.231mm,140.259mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Track (122.407mm,142.04mm)(122.864mm,142.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Track (122.407mm,143.412mm)(122.864mm,143.412mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Track (123.039mm,141.834mm)(124.384mm,141.834mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Track (123.039mm,143.612mm)(124.384mm,143.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C10-2(123.586mm,142.726mm) on Bottom Layer And Track (124.384mm,141.834mm)(124.384mm,143.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(94.965mm,146.863mm) on Bottom Layer And Track (94.127mm,143.789mm)(94.127mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C1-1(94.965mm,146.863mm) on Bottom Layer And Track (94.127mm,147.676mm)(95.829mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-1(94.965mm,146.863mm) on Bottom Layer And Track (94.33mm,145.288mm)(94.33mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-1(94.965mm,146.863mm) on Bottom Layer And Track (95.6mm,145.288mm)(95.6mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(94.965mm,146.863mm) on Bottom Layer And Track (95.829mm,143.789mm)(95.829mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Track (147.849mm,143.43mm)(148.306mm,143.43mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Track (147.849mm,144.802mm)(148.306mm,144.802mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Track (148.449mm,143.231mm)(149.835mm,143.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Track (148.449mm,145.009mm)(149.835mm,145.009mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(149.028mm,144.116mm) on Bottom Layer And Track (149.835mm,143.231mm)(149.835mm,145.009mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(94.965mm,144.577mm) on Bottom Layer And Track (94.127mm,143.789mm)(94.127mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C1-2(94.965mm,144.577mm) on Bottom Layer And Track (94.127mm,143.789mm)(95.829mm,143.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-2(94.965mm,144.577mm) on Bottom Layer And Track (94.33mm,145.288mm)(94.33mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C1-2(94.965mm,144.577mm) on Bottom Layer And Track (95.6mm,145.288mm)(95.6mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(94.965mm,144.577mm) on Bottom Layer And Track (95.829mm,143.789mm)(95.829mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C12-1(121.686mm,138.51mm) on Bottom Layer And Track (120.879mm,137.617mm)(120.879mm,139.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-1(121.686mm,138.51mm) on Bottom Layer And Track (120.879mm,137.617mm)(122.264mm,137.617mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-1(121.686mm,138.51mm) on Bottom Layer And Track (120.879mm,139.395mm)(122.264mm,139.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(121.686mm,138.51mm) on Bottom Layer And Track (122.407mm,137.824mm)(122.864mm,137.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(121.686mm,138.51mm) on Bottom Layer And Track (122.407mm,139.195mm)(122.864mm,139.195mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(123.586mm,138.51mm) on Bottom Layer And Track (122.407mm,137.824mm)(122.864mm,137.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(123.586mm,138.51mm) on Bottom Layer And Track (122.407mm,139.195mm)(122.864mm,139.195mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-2(123.586mm,138.51mm) on Bottom Layer And Track (123.039mm,137.617mm)(124.384mm,137.617mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-2(123.586mm,138.51mm) on Bottom Layer And Track (123.039mm,139.395mm)(124.384mm,139.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(123.586mm,138.51mm) on Bottom Layer And Track (124.384mm,137.617mm)(124.384mm,139.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C13-1(127.277mm,111.354mm) on Top Layer And Track (126.464mm,110.49mm)(126.464mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-1(127.277mm,111.354mm) on Top Layer And Track (126.464mm,110.49mm)(130.351mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-1(127.277mm,111.354mm) on Top Layer And Track (126.464mm,112.192mm)(130.351mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-1(127.277mm,111.354mm) on Top Layer And Track (127.988mm,110.719mm)(128.852mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-1(127.277mm,111.354mm) on Top Layer And Track (127.988mm,111.989mm)(128.852mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C13-2(129.563mm,111.354mm) on Top Layer And Track (126.464mm,110.49mm)(130.351mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C13-2(129.563mm,111.354mm) on Top Layer And Track (126.464mm,112.192mm)(130.351mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-2(129.563mm,111.354mm) on Top Layer And Track (127.988mm,110.719mm)(128.852mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C13-2(129.563mm,111.354mm) on Top Layer And Track (127.988mm,111.989mm)(128.852mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C13-2(129.563mm,111.354mm) on Top Layer And Track (130.351mm,110.49mm)(130.351mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Track (137.338mm,128.831mm)(137.338mm,130.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Track (137.338mm,130.175mm)(139.116mm,130.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Track (137.538mm,128.198mm)(137.538mm,128.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Track (138.909mm,128.198mm)(138.909mm,128.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-2(138.223mm,129.377mm) on Bottom Layer And Track (139.116mm,128.831mm)(139.116mm,130.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C15-1(116.647mm,111.354mm) on Top Layer And Track (115.834mm,110.49mm)(115.834mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C15-1(116.647mm,111.354mm) on Top Layer And Track (115.834mm,110.49mm)(119.72mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-1(116.647mm,111.354mm) on Top Layer And Track (115.834mm,112.192mm)(119.72mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-1(116.647mm,111.354mm) on Top Layer And Track (117.358mm,110.719mm)(118.222mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-1(116.647mm,111.354mm) on Top Layer And Track (117.358mm,111.989mm)(118.222mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C15-2(118.933mm,111.354mm) on Top Layer And Track (115.834mm,110.49mm)(119.72mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C15-2(118.933mm,111.354mm) on Top Layer And Track (115.834mm,112.192mm)(119.72mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-2(118.933mm,111.354mm) on Top Layer And Track (117.358mm,110.719mm)(118.222mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C15-2(118.933mm,111.354mm) on Top Layer And Track (117.358mm,111.989mm)(118.222mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C15-2(118.933mm,111.354mm) on Top Layer And Track (119.72mm,110.49mm)(119.72mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C16-1(106.016mm,111.354mm) on Top Layer And Track (105.203mm,110.49mm)(105.203mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-1(106.016mm,111.354mm) on Top Layer And Track (105.203mm,110.49mm)(109.09mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-1(106.016mm,111.354mm) on Top Layer And Track (105.203mm,112.192mm)(109.09mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-1(106.016mm,111.354mm) on Top Layer And Track (106.727mm,110.719mm)(107.591mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-1(106.016mm,111.354mm) on Top Layer And Track (106.727mm,111.989mm)(107.591mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C16-2(108.302mm,111.354mm) on Top Layer And Track (105.203mm,110.49mm)(109.09mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C16-2(108.302mm,111.354mm) on Top Layer And Track (105.203mm,112.192mm)(109.09mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-2(108.302mm,111.354mm) on Top Layer And Track (106.727mm,110.719mm)(107.591mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C16-2(108.302mm,111.354mm) on Top Layer And Track (106.727mm,111.989mm)(107.591mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C16-2(108.302mm,111.354mm) on Top Layer And Track (109.09mm,110.49mm)(109.09mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C17-1(95.386mm,111.354mm) on Top Layer And Track (94.573mm,110.49mm)(94.573mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C17-1(95.386mm,111.354mm) on Top Layer And Track (94.573mm,110.49mm)(98.459mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C17-1(95.386mm,111.354mm) on Top Layer And Track (94.573mm,112.192mm)(98.459mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C17-1(95.386mm,111.354mm) on Top Layer And Track (96.097mm,110.719mm)(96.961mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C17-1(95.386mm,111.354mm) on Top Layer And Track (96.097mm,111.989mm)(96.961mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C17-2(97.672mm,111.354mm) on Top Layer And Track (94.573mm,110.49mm)(98.459mm,110.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C17-2(97.672mm,111.354mm) on Top Layer And Track (94.573mm,112.192mm)(98.459mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C17-2(97.672mm,111.354mm) on Top Layer And Track (96.097mm,110.719mm)(96.961mm,110.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C17-2(97.672mm,111.354mm) on Top Layer And Track (96.097mm,111.989mm)(96.961mm,111.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C17-2(97.672mm,111.354mm) on Top Layer And Track (98.459mm,110.49mm)(98.459mm,112.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C18-1(171.374mm,93.04mm) on Bottom Layer And Track (170.51mm,92.227mm)(170.51mm,96.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C18-1(171.374mm,93.04mm) on Bottom Layer And Track (170.51mm,92.227mm)(172.212mm,92.227mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C18-1(171.374mm,93.04mm) on Bottom Layer And Track (170.739mm,93.751mm)(170.739mm,94.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C18-1(171.374mm,93.04mm) on Bottom Layer And Track (172.009mm,93.751mm)(172.009mm,94.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C18-1(171.374mm,93.04mm) on Bottom Layer And Track (172.212mm,92.227mm)(172.212mm,96.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C18-2(171.374mm,95.326mm) on Bottom Layer And Track (170.51mm,92.227mm)(170.51mm,96.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C18-2(171.374mm,95.326mm) on Bottom Layer And Track (170.51mm,96.114mm)(172.212mm,96.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C18-2(171.374mm,95.326mm) on Bottom Layer And Track (170.739mm,93.751mm)(170.739mm,94.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C18-2(171.374mm,95.326mm) on Bottom Layer And Track (172.009mm,93.751mm)(172.009mm,94.615mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C18-2(171.374mm,95.326mm) on Bottom Layer And Track (172.212mm,92.227mm)(172.212mm,96.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(93.049mm,146.863mm) on Bottom Layer And Track (92.21mm,143.789mm)(92.21mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C2-1(93.049mm,146.863mm) on Bottom Layer And Track (92.21mm,147.676mm)(93.912mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-1(93.049mm,146.863mm) on Bottom Layer And Track (92.414mm,145.288mm)(92.414mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-1(93.049mm,146.863mm) on Bottom Layer And Track (93.684mm,145.288mm)(93.684mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-1(93.049mm,146.863mm) on Bottom Layer And Track (93.912mm,143.789mm)(93.912mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(93.049mm,144.577mm) on Bottom Layer And Track (92.21mm,143.789mm)(92.21mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C2-2(93.049mm,144.577mm) on Bottom Layer And Track (92.21mm,143.789mm)(93.912mm,143.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-2(93.049mm,144.577mm) on Bottom Layer And Track (92.414mm,145.288mm)(92.414mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C2-2(93.049mm,144.577mm) on Bottom Layer And Track (93.684mm,145.288mm)(93.684mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-2(93.049mm,144.577mm) on Bottom Layer And Track (93.912mm,143.789mm)(93.912mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Track (96.043mm,143.789mm)(96.043mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Track (96.043mm,147.676mm)(97.745mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Track (96.246mm,145.288mm)(96.246mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Track (97.516mm,145.288mm)(97.516mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C3-1(96.881mm,146.863mm) on Bottom Layer And Track (97.745mm,143.789mm)(97.745mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(98.798mm,146.863mm) on Bottom Layer And Track (97.959mm,143.789mm)(97.959mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C4-1(98.798mm,146.863mm) on Bottom Layer And Track (97.959mm,147.676mm)(99.661mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-1(98.798mm,146.863mm) on Bottom Layer And Track (98.163mm,145.288mm)(98.163mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-1(98.798mm,146.863mm) on Bottom Layer And Track (99.433mm,145.288mm)(99.433mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-1(98.798mm,146.863mm) on Bottom Layer And Track (99.661mm,143.789mm)(99.661mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Track (97.959mm,143.789mm)(97.959mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Track (97.959mm,143.789mm)(99.661mm,143.789mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Track (98.163mm,145.288mm)(98.163mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Track (99.433mm,145.288mm)(99.433mm,146.152mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-2(98.798mm,144.577mm) on Bottom Layer And Track (99.661mm,143.789mm)(99.661mm,147.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-1(135.382mm,151.054mm) on Bottom Layer And Track (134.518mm,150.241mm)(134.518mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C5-1(135.382mm,151.054mm) on Bottom Layer And Track (134.518mm,150.241mm)(136.22mm,150.241mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-1(135.382mm,151.054mm) on Bottom Layer And Track (134.747mm,151.765mm)(134.747mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-1(135.382mm,151.054mm) on Bottom Layer And Track (136.017mm,151.765mm)(136.017mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-1(135.382mm,151.054mm) on Bottom Layer And Track (136.22mm,150.241mm)(136.22mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-2(135.382mm,153.34mm) on Bottom Layer And Track (134.518mm,150.241mm)(134.518mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C5-2(135.382mm,153.34mm) on Bottom Layer And Track (134.518mm,154.127mm)(136.22mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-2(135.382mm,153.34mm) on Bottom Layer And Track (134.747mm,151.765mm)(134.747mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C5-2(135.382mm,153.34mm) on Bottom Layer And Track (136.017mm,151.765mm)(136.017mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-2(135.382mm,153.34mm) on Bottom Layer And Track (136.22mm,150.241mm)(136.22mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-1(125.301mm,153.306mm) on Bottom Layer And Track (124.437mm,152.494mm)(124.437mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C6-1(125.301mm,153.306mm) on Bottom Layer And Track (124.437mm,152.494mm)(126.139mm,152.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-1(125.301mm,153.306mm) on Bottom Layer And Track (124.666mm,154.018mm)(124.666mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-1(125.301mm,153.306mm) on Bottom Layer And Track (125.936mm,154.018mm)(125.936mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-1(125.301mm,153.306mm) on Bottom Layer And Track (126.139mm,152.494mm)(126.139mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-2(125.301mm,155.592mm) on Bottom Layer And Track (124.437mm,152.494mm)(124.437mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C6-2(125.301mm,155.592mm) on Bottom Layer And Track (124.437mm,156.38mm)(126.139mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-2(125.301mm,155.592mm) on Bottom Layer And Track (124.666mm,154.018mm)(124.666mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C6-2(125.301mm,155.592mm) on Bottom Layer And Track (125.936mm,154.018mm)(125.936mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-2(125.301mm,155.592mm) on Bottom Layer And Track (126.139mm,152.494mm)(126.139mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-1(129.464mm,151.054mm) on Bottom Layer And Track (128.6mm,150.241mm)(128.6mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C7-1(129.464mm,151.054mm) on Bottom Layer And Track (128.6mm,150.241mm)(130.302mm,150.241mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-1(129.464mm,151.054mm) on Bottom Layer And Track (128.829mm,151.765mm)(128.829mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C7-1(129.464mm,151.054mm) on Bottom Layer And Track (130.099mm,151.765mm)(130.099mm,152.629mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-1(129.464mm,151.054mm) on Bottom Layer And Track (130.302mm,150.241mm)(130.302mm,154.127mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Text "X1" (128.6mm,152.933mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Track (126.647mm,152.494mm)(126.647mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Track (126.647mm,152.494mm)(128.349mm,152.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Track (126.876mm,154.018mm)(126.876mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Track (128.146mm,154.018mm)(128.146mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-1(127.511mm,153.306mm) on Bottom Layer And Track (128.349mm,152.494mm)(128.349mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Text "C7" (130.099mm,154.94mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Track (126.647mm,152.494mm)(126.647mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Track (126.647mm,156.38mm)(128.349mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Track (126.876mm,154.018mm)(126.876mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Track (128.146mm,154.018mm)(128.146mm,154.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-2(127.511mm,155.592mm) on Bottom Layer And Track (128.349mm,152.494mm)(128.349mm,156.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-1(137.57mm,152.99mm) on Bottom Layer And Track (136.677mm,152.411mm)(136.677mm,153.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C9-1(137.57mm,152.99mm) on Bottom Layer And Track (136.677mm,153.797mm)(138.455mm,153.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(137.57mm,152.99mm) on Bottom Layer And Track (136.884mm,151.812mm)(136.884mm,152.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C9-1(137.57mm,152.99mm) on Bottom Layer And Track (138.256mm,151.812mm)(138.256mm,152.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-1(137.57mm,152.99mm) on Bottom Layer And Track (138.455mm,152.411mm)(138.455mm,153.797mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C9-2(137.57mm,151.09mm) on Bottom Layer And Track (136.677mm,150.292mm)(136.677mm,151.636mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(137.57mm,151.09mm) on Bottom Layer And Track (136.677mm,150.292mm)(138.455mm,150.292mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(137.57mm,151.09mm) on Bottom Layer And Track (136.884mm,151.812mm)(136.884mm,152.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C9-2(137.57mm,151.09mm) on Bottom Layer And Track (138.256mm,151.812mm)(138.256mm,152.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C9-2(137.57mm,151.09mm) on Bottom Layer And Track (138.455mm,150.292mm)(138.455mm,151.636mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(95.048mm,169.452mm) on Bottom Layer And Track (94.533mm,167.252mm)(94.533mm,168.452mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(95.048mm,169.452mm) on Bottom Layer And Track (95.533mm,167.252mm)(95.533mm,168.452mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-2(97.333mm,162.052mm) on Bottom Layer And Text "U1" (95.555mm,157.759mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-2(97.333mm,162.052mm) on Bottom Layer And Track (100.333mm,161.252mm)(100.833mm,161.252mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC1-2(97.333mm,162.052mm) on Bottom Layer And Track (93.833mm,161.252mm)(94.333mm,161.252mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-1(106.621mm,97.56mm) on Top Layer And Track (107.621mm,97.075mm)(108.821mm,97.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-1(106.621mm,97.56mm) on Top Layer And Track (107.621mm,98.075mm)(108.821mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC2-2(114.021mm,95.275mm) on Top Layer And Track (114.821mm,91.775mm)(114.821mm,92.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad IC2-2(114.021mm,95.275mm) on Top Layer And Track (114.821mm,98.275mm)(114.821mm,98.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad IC2-3(106.621mm,92.99mm) on Top Layer And Text "U2" (102.895mm,91.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-3(106.621mm,92.99mm) on Top Layer And Track (107.621mm,92.475mm)(108.821mm,92.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-3(106.621mm,92.99mm) on Top Layer And Track (107.621mm,93.475mm)(108.821mm,93.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-1(100.228mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-10(123.088mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-11(125.628mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-12(128.168mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-13(130.708mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-14(133.248mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD-15(135.788mm,175.717mm) on Multi-Layer And Text "R8" (139.014mm,174.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-15(135.788mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD-16(138.328mm,175.717mm) on Multi-Layer And Text "R8" (139.014mm,174.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-16(138.328mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-2(102.768mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-3(105.308mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-4(107.848mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-5(110.388mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-6(112.928mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-7(115.468mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-8(118.008mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad LCD-9(120.548mm,175.717mm) on Multi-Layer And Track (90.703mm,176.987mm)(188.747mm,176.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD-Hole 0(94.64mm,172.923mm) on Multi-Layer And Text "IC1" (97.028mm,171.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LCD-Hole 0(94.64mm,172.923mm) on Multi-Layer And Text "LCD" (92.99mm,170.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(174.646mm,112.88mm) on Top Layer And Track (173.757mm,110.594mm)(173.757mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(174.646mm,112.88mm) on Top Layer And Track (173.757mm,112.88mm)(173.884mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(174.646mm,112.88mm) on Top Layer And Track (175.408mm,112.88mm)(175.535mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(174.646mm,112.88mm) on Top Layer And Track (175.535mm,110.594mm)(175.535mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Text "R4" (174.015mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Text "R5" (171.45mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Track (173.757mm,110.594mm)(173.757mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Track (173.757mm,110.594mm)(173.884mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Track (175.408mm,110.594mm)(175.535mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(174.646mm,110.594mm) on Top Layer And Track (175.535mm,110.594mm)(175.535mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(172.085mm,112.88mm) on Top Layer And Track (171.196mm,110.594mm)(171.196mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(172.085mm,112.88mm) on Top Layer And Track (171.196mm,112.88mm)(171.323mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(172.085mm,112.88mm) on Top Layer And Track (172.847mm,112.88mm)(172.974mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(172.085mm,112.88mm) on Top Layer And Track (172.974mm,110.594mm)(172.974mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Text "R5" (171.45mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Text "R6" (168.885mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Track (171.196mm,110.594mm)(171.196mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Track (171.196mm,110.594mm)(171.323mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Track (172.847mm,110.594mm)(172.974mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(172.085mm,110.594mm) on Top Layer And Track (172.974mm,110.594mm)(172.974mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(169.523mm,112.88mm) on Top Layer And Track (168.634mm,110.594mm)(168.634mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(169.523mm,112.88mm) on Top Layer And Track (168.634mm,112.88mm)(168.761mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(169.523mm,112.88mm) on Top Layer And Track (170.285mm,112.88mm)(170.412mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(169.523mm,112.88mm) on Top Layer And Track (170.412mm,110.594mm)(170.412mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Text "R6" (168.885mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Text "R7" (166.319mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Track (168.634mm,110.594mm)(168.634mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Track (168.634mm,110.594mm)(168.761mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Track (170.285mm,110.594mm)(170.412mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(169.523mm,110.594mm) on Top Layer And Track (170.412mm,110.594mm)(170.412mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(166.962mm,112.88mm) on Top Layer And Track (166.073mm,110.594mm)(166.073mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(166.962mm,112.88mm) on Top Layer And Track (166.073mm,112.88mm)(166.2mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(166.962mm,112.88mm) on Top Layer And Track (167.724mm,112.88mm)(167.851mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(166.962mm,112.88mm) on Top Layer And Track (167.851mm,110.594mm)(167.851mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(166.962mm,110.594mm) on Top Layer And Text "R7" (166.319mm,109.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(166.962mm,110.594mm) on Top Layer And Track (166.073mm,110.594mm)(166.073mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(166.962mm,110.594mm) on Top Layer And Track (166.073mm,110.594mm)(166.2mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(166.962mm,110.594mm) on Top Layer And Track (167.724mm,110.594mm)(167.851mm,110.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(166.962mm,110.594mm) on Top Layer And Track (167.851mm,110.594mm)(167.851mm,112.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(137.386mm,166.571mm) on Bottom Layer And Text "R10" (139.929mm,166.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(137.386mm,166.571mm) on Bottom Layer And Text "R9" (137.973mm,166.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Q3-1(137.386mm,166.571mm) on Bottom Layer And Track (136.458mm,165.809mm)(138.16mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-2(139.286mm,166.571mm) on Bottom Layer And Text "R10" (139.929mm,166.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad Q3-2(139.286mm,166.571mm) on Bottom Layer And Track (138.422mm,165.809mm)(140.124mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Track (138.422mm,162.253mm)(138.422mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Track (138.422mm,162.253mm)(140.124mm,162.253mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Track (138.651mm,163.599mm)(138.651mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Track (139.921mm,163.599mm)(139.921mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(139.286mm,162.888mm) on Bottom Layer And Track (140.124mm,162.253mm)(140.124mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(139.286mm,165.174mm) on Bottom Layer And Track (138.422mm,162.253mm)(138.422mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(139.286mm,165.174mm) on Bottom Layer And Track (138.422mm,165.809mm)(140.124mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(139.286mm,165.174mm) on Bottom Layer And Track (138.651mm,163.599mm)(138.651mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(139.286mm,165.174mm) on Bottom Layer And Track (139.921mm,163.599mm)(139.921mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(139.286mm,165.174mm) on Bottom Layer And Track (140.124mm,162.253mm)(140.124mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Track (116.281mm,77.546mm)(116.281mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Track (116.281mm,77.546mm)(121.31mm,77.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Track (116.281mm,79.502mm)(121.31mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Track (118.008mm,77.749mm)(119.583mm,77.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(117.145mm,78.511mm) on Top Layer And Track (118.008mm,79.273mm)(119.583mm,79.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Text "R12" (107.467mm,164.592mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Text "R13" (107.467mm,162.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Track (104.112mm,164.092mm)(104.112mm,165.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Track (104.112mm,164.092mm)(107.668mm,164.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Track (104.112mm,165.794mm)(107.668mm,165.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Track (105.458mm,164.295mm)(106.322mm,164.295mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(104.747mm,164.93mm) on Bottom Layer And Track (105.458mm,165.565mm)(106.322mm,165.565mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Text "R12" (107.467mm,164.592mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Text "R13" (107.467mm,162.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Track (104.112mm,164.092mm)(107.668mm,164.092mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Track (104.112mm,165.794mm)(107.668mm,165.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Track (105.458mm,164.295mm)(106.322mm,164.295mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Track (105.458mm,165.565mm)(106.322mm,165.565mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(107.033mm,164.93mm) on Bottom Layer And Track (107.668mm,164.092mm)(107.668mm,165.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-2(120.447mm,78.511mm) on Top Layer And Track (116.281mm,77.546mm)(121.31mm,77.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-2(120.447mm,78.511mm) on Top Layer And Track (116.281mm,79.502mm)(121.31mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(120.447mm,78.511mm) on Top Layer And Track (118.008mm,77.749mm)(119.583mm,77.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-2(120.447mm,78.511mm) on Top Layer And Track (118.008mm,79.273mm)(119.583mm,79.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R1-2(120.447mm,78.511mm) on Top Layer And Track (121.31mm,77.546mm)(121.31mm,79.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-1(104.747mm,160.866mm) on Bottom Layer And Track (104.112mm,160.028mm)(104.112mm,161.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-1(104.747mm,160.866mm) on Bottom Layer And Track (104.112mm,160.028mm)(107.668mm,160.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-1(104.747mm,160.866mm) on Bottom Layer And Track (104.112mm,161.73mm)(107.668mm,161.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(104.747mm,160.866mm) on Bottom Layer And Track (105.458mm,160.231mm)(106.322mm,160.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(104.747mm,160.866mm) on Bottom Layer And Track (105.458mm,161.501mm)(106.322mm,161.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R13-2(107.033mm,160.866mm) on Bottom Layer And Track (104.112mm,160.028mm)(107.668mm,160.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R13-2(107.033mm,160.866mm) on Bottom Layer And Track (104.112mm,161.73mm)(107.668mm,161.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(107.033mm,160.866mm) on Bottom Layer And Track (105.458mm,160.231mm)(106.322mm,160.231mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-2(107.033mm,160.866mm) on Bottom Layer And Track (105.458mm,161.501mm)(106.322mm,161.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R13-2(107.033mm,160.866mm) on Bottom Layer And Track (107.668mm,160.028mm)(107.668mm,161.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-1(126.769mm,162.001mm) on Bottom Layer And Track (123.848mm,161.137mm)(127.404mm,161.137mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-1(126.769mm,162.001mm) on Bottom Layer And Track (123.848mm,162.839mm)(127.404mm,162.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(126.769mm,162.001mm) on Bottom Layer And Track (125.194mm,161.366mm)(126.058mm,161.366mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-1(126.769mm,162.001mm) on Bottom Layer And Track (125.194mm,162.636mm)(126.058mm,162.636mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R14-1(126.769mm,162.001mm) on Bottom Layer And Track (127.404mm,161.137mm)(127.404mm,162.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R14-2(124.483mm,162.001mm) on Bottom Layer And Track (123.848mm,161.137mm)(123.848mm,162.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R14-2(124.483mm,162.001mm) on Bottom Layer And Track (123.848mm,161.137mm)(127.404mm,161.137mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R14-2(124.483mm,162.001mm) on Bottom Layer And Track (123.848mm,162.839mm)(127.404mm,162.839mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(124.483mm,162.001mm) on Bottom Layer And Track (125.194mm,161.366mm)(126.058mm,161.366mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R14-2(124.483mm,162.001mm) on Bottom Layer And Track (125.194mm,162.636mm)(126.058mm,162.636mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Text "R14" (127.203mm,163.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Track (123.848mm,163.101mm)(127.404mm,163.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Track (123.848mm,164.803mm)(127.404mm,164.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Track (125.194mm,163.33mm)(126.058mm,163.33mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Track (125.194mm,164.6mm)(126.058mm,164.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R15-1(126.769mm,163.965mm) on Bottom Layer And Track (127.404mm,163.101mm)(127.404mm,164.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Text "R14" (127.203mm,163.652mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Track (123.848mm,163.101mm)(123.848mm,164.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Track (123.848mm,163.101mm)(127.404mm,163.101mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Track (123.848mm,164.803mm)(127.404mm,164.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Track (125.194mm,163.33mm)(126.058mm,163.33mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R15-2(124.483mm,163.965mm) on Bottom Layer And Track (125.194mm,164.6mm)(126.058mm,164.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Text "R3" (106.959mm,83.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Track (106.756mm,82.855mm)(106.756mm,84.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Track (106.756mm,82.855mm)(111.785mm,82.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Track (106.756mm,84.811mm)(111.785mm,84.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Track (108.483mm,83.058mm)(110.058mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R2-1(107.62mm,83.82mm) on Top Layer And Track (108.483mm,84.582mm)(110.058mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(110.922mm,83.82mm) on Top Layer And Track (106.756mm,82.855mm)(111.785mm,82.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(110.922mm,83.82mm) on Top Layer And Track (106.756mm,84.811mm)(111.785mm,84.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R2-2(110.922mm,83.82mm) on Top Layer And Track (108.483mm,83.058mm)(110.058mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R2-2(110.922mm,83.82mm) on Top Layer And Track (108.483mm,84.582mm)(110.058mm,84.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R2-2(110.922mm,83.82mm) on Top Layer And Track (111.785mm,82.855mm)(111.785mm,84.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(110.922mm,81.712mm) on Top Layer And Track (106.756mm,80.721mm)(111.785mm,80.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(110.922mm,81.712mm) on Top Layer And Track (106.756mm,82.677mm)(111.785mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(110.922mm,81.712mm) on Top Layer And Track (108.483mm,80.95mm)(110.058mm,80.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-1(110.922mm,81.712mm) on Top Layer And Track (108.483mm,82.474mm)(110.058mm,82.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R3-1(110.922mm,81.712mm) on Top Layer And Track (111.785mm,80.721mm)(111.785mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R3-2(107.62mm,81.712mm) on Top Layer And Track (106.756mm,80.721mm)(106.756mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(107.62mm,81.712mm) on Top Layer And Track (106.756mm,80.721mm)(111.785mm,80.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(107.62mm,81.712mm) on Top Layer And Track (106.756mm,82.677mm)(111.785mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-2(107.62mm,81.712mm) on Top Layer And Track (108.483mm,80.95mm)(110.058mm,80.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R3-2(107.62mm,81.712mm) on Top Layer And Track (108.483mm,82.474mm)(110.058mm,82.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Text "LED1" (179.027mm,109.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Text "LED3" (174.421mm,109.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Track (173.82mm,105.108mm)(173.82mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Track (173.82mm,108.664mm)(175.522mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Track (174.049mm,106.454mm)(174.049mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Track (175.319mm,106.454mm)(175.319mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(174.684mm,108.029mm) on Top Layer And Track (175.522mm,105.108mm)(175.522mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(174.684mm,105.743mm) on Top Layer And Track (173.82mm,105.108mm)(173.82mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(174.684mm,105.743mm) on Top Layer And Track (173.82mm,105.108mm)(175.522mm,105.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(174.684mm,105.743mm) on Top Layer And Track (174.049mm,106.454mm)(174.049mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(174.684mm,105.743mm) on Top Layer And Track (175.319mm,106.454mm)(175.319mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(174.684mm,105.743mm) on Top Layer And Track (175.522mm,105.108mm)(175.522mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Text "LED3" (174.421mm,109.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Track (171.259mm,105.108mm)(171.259mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Track (171.259mm,108.664mm)(172.961mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Track (171.488mm,106.454mm)(171.488mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Track (172.758mm,106.454mm)(172.758mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-1(172.123mm,108.029mm) on Top Layer And Track (172.961mm,105.108mm)(172.961mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-2(172.123mm,105.743mm) on Top Layer And Track (171.259mm,105.108mm)(171.259mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-2(172.123mm,105.743mm) on Top Layer And Track (171.259mm,105.108mm)(172.961mm,105.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(172.123mm,105.743mm) on Top Layer And Track (171.488mm,106.454mm)(171.488mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(172.123mm,105.743mm) on Top Layer And Track (172.758mm,106.454mm)(172.758mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-2(172.123mm,105.743mm) on Top Layer And Track (172.961mm,105.108mm)(172.961mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Text "LED3" (174.421mm,109.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Track (168.698mm,105.108mm)(168.698mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Track (168.698mm,108.664mm)(170.4mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Track (168.926mm,106.454mm)(168.926mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Track (170.196mm,106.454mm)(170.196mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(169.561mm,108.029mm) on Top Layer And Track (170.4mm,105.108mm)(170.4mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(169.561mm,105.743mm) on Top Layer And Track (168.698mm,105.108mm)(168.698mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(169.561mm,105.743mm) on Top Layer And Track (168.698mm,105.108mm)(170.4mm,105.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(169.561mm,105.743mm) on Top Layer And Track (168.926mm,106.454mm)(168.926mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(169.561mm,105.743mm) on Top Layer And Track (170.196mm,106.454mm)(170.196mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(169.561mm,105.743mm) on Top Layer And Track (170.4mm,105.108mm)(170.4mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(167mm,108.029mm) on Top Layer And Track (166.137mm,105.108mm)(166.137mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(167mm,108.029mm) on Top Layer And Track (166.137mm,108.664mm)(167.839mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(167mm,108.029mm) on Top Layer And Track (166.365mm,106.454mm)(166.365mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(167mm,108.029mm) on Top Layer And Track (167.635mm,106.454mm)(167.635mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(167mm,108.029mm) on Top Layer And Track (167.839mm,105.108mm)(167.839mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(167mm,105.743mm) on Top Layer And Track (166.137mm,105.108mm)(166.137mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(167mm,105.743mm) on Top Layer And Track (166.137mm,105.108mm)(167.839mm,105.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(167mm,105.743mm) on Top Layer And Track (166.365mm,106.454mm)(166.365mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(167mm,105.743mm) on Top Layer And Track (167.635mm,106.454mm)(167.635mm,107.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(167mm,105.743mm) on Top Layer And Track (167.839mm,105.108mm)(167.839mm,108.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Text "Q3" (139.598mm,170.409mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Track (137.508mm,169.847mm)(137.508mm,173.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Track (137.508mm,173.403mm)(139.209mm,173.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Track (137.711mm,171.193mm)(137.711mm,172.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Track (138.981mm,171.193mm)(138.981mm,172.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(138.346mm,172.768mm) on Bottom Layer And Track (139.209mm,169.847mm)(139.209mm,173.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Text "Q3" (139.598mm,170.409mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Track (137.508mm,169.847mm)(137.508mm,173.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Track (137.508mm,169.847mm)(139.209mm,169.847mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Track (137.711mm,171.193mm)(137.711mm,172.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Track (138.981mm,171.193mm)(138.981mm,172.057mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-2(138.346mm,170.482mm) on Bottom Layer And Track (139.209mm,169.847mm)(139.209mm,173.403mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(137.296mm,165.174mm) on Bottom Layer And Track (136.458mm,162.253mm)(136.458mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(137.296mm,165.174mm) on Bottom Layer And Track (136.458mm,165.809mm)(138.16mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(137.296mm,165.174mm) on Bottom Layer And Track (136.661mm,163.599mm)(136.661mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(137.296mm,165.174mm) on Bottom Layer And Track (137.931mm,163.599mm)(137.931mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(137.296mm,165.174mm) on Bottom Layer And Track (138.16mm,162.253mm)(138.16mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(137.296mm,162.888mm) on Bottom Layer And Track (136.458mm,162.253mm)(136.458mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(137.296mm,162.888mm) on Bottom Layer And Track (136.458mm,162.253mm)(138.16mm,162.253mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(137.296mm,162.888mm) on Bottom Layer And Track (136.661mm,163.599mm)(136.661mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(137.296mm,162.888mm) on Bottom Layer And Track (137.931mm,163.599mm)(137.931mm,164.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(137.296mm,162.888mm) on Bottom Layer And Track (138.16mm,162.253mm)(138.16mm,165.809mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RESET-1(129.651mm,114.656mm) on Top Layer And Text "C13" (126.644mm,113.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-1(129.651mm,114.656mm) on Top Layer And Track (128.97mm,112.801mm)(128.97mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-1(129.651mm,114.656mm) on Top Layer And Track (128.97mm,115.367mm)(128.97mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-2(122.651mm,114.656mm) on Top Layer And Track (123.332mm,112.801mm)(123.332mm,113.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad RESET-2(122.651mm,114.656mm) on Top Layer And Track (123.332mm,115.367mm)(123.332mm,116.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-1(99.215mm,149.708mm) on Bottom Layer And Text "C3" (98.781mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-1(99.215mm,149.708mm) on Bottom Layer And Text "C4" (100.686mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(99.215mm,149.708mm) on Bottom Layer And Track (93.565mm,151.208mm)(100.265mm,151.208mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(96.915mm,149.708mm) on Bottom Layer And Text "C1" (96.342mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(96.915mm,149.708mm) on Bottom Layer And Text "C3" (98.781mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-2(96.915mm,149.708mm) on Bottom Layer And Track (93.565mm,151.208mm)(100.265mm,151.208mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(94.615mm,149.708mm) on Bottom Layer And Text "C1" (96.342mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(94.615mm,149.708mm) on Bottom Layer And Text "C2" (94.945mm,148.514mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-3(94.615mm,149.708mm) on Bottom Layer And Track (93.565mm,151.208mm)(100.265mm,151.208mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-4(96.915mm,155.508mm) on Bottom Layer And Track (93.565mm,154.008mm)(100.265mm,154.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad U2-1(103.878mm,89.611mm) on Top Layer And Track (105.278mm,86.041mm)(105.278mm,90.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad U2-2(103.878mm,87.071mm) on Top Layer And Track (105.278mm,86.041mm)(105.278mm,90.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(112.378mm,87.071mm) on Top Layer And Text "Q2" (112.547mm,84.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad U2-3(112.378mm,87.071mm) on Top Layer And Track (110.978mm,86.041mm)(110.978mm,90.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad U2-4(112.378mm,89.611mm) on Top Layer And Track (110.978mm,86.041mm)(110.978mm,90.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-2(176.098mm,95.295mm) on Bottom Layer And Track (172.913mm,96.445mm)(178.013mm,96.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-3(174.828mm,95.295mm) on Bottom Layer And Track (172.913mm,96.445mm)(178.013mm,96.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-4(173.558mm,95.295mm) on Bottom Layer And Track (172.913mm,96.445mm)(178.013mm,96.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-5(173.558mm,100.945mm) on Bottom Layer And Track (172.913mm,99.795mm)(178.013mm,99.795mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-7(176.098mm,100.945mm) on Bottom Layer And Track (172.913mm,99.795mm)(178.013mm,99.795mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3-8(177.368mm,100.945mm) on Bottom Layer And Track (172.913mm,99.795mm)(178.013mm,99.795mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad VR1-1(83.845mm,171.475mm) on Multi-Layer And Track (83.058mm,172.263mm)(83.058mm,176.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad VR1-1(83.845mm,171.475mm) on Multi-Layer And Track (83.109mm,170.358mm)(84.404mm,170.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad VR1-1(83.845mm,171.475mm) on Multi-Layer And Track (84.633mm,170.713mm)(88.113mm,170.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad VR1-1(83.845mm,171.475mm) on Multi-Layer And Track (84.658mm,172.212mm)(88.087mm,172.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad VR1-2(86.385mm,176.555mm) on Multi-Layer And Track (85.217mm,177.724mm)(87.439mm,177.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad VR1-3(88.925mm,171.475mm) on Multi-Layer And Track (84.633mm,170.713mm)(88.113mm,170.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad VR1-3(88.925mm,171.475mm) on Multi-Layer And Track (84.658mm,172.212mm)(88.087mm,172.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad VR1-3(88.925mm,171.475mm) on Multi-Layer And Track (88.417mm,170.358mm)(89.713mm,170.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad VR1-3(88.925mm,171.475mm) on Multi-Layer And Track (89.687mm,172.288mm)(89.687mm,176.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
Rule Violations :452

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (94.614mm,172.923mm) on Top Overlay And Text "LCD" (92.99mm,170.764mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (92.989mm,114.021mm) (95.529mm,115.291mm) on Top Overlay And Text "C17" (94.767mm,113.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (171.399mm,114.376mm) on Top Overlay And Text "LED4" (166.268mm,114.376mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q3" (139.598mm,170.409mm) on Bottom Overlay And Track (137.508mm,169.847mm)(137.508mm,173.403mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q3" (139.598mm,170.409mm) on Bottom Overlay And Track (137.711mm,171.193mm)(137.711mm,172.057mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q3" (139.598mm,170.409mm) on Bottom Overlay And Track (138.981mm,171.193mm)(138.981mm,172.057mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Q3" (139.598mm,170.409mm) on Bottom Overlay And Track (139.209mm,169.847mm)(139.209mm,173.403mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "S1" (132.817mm,118.974mm) on Top Overlay And Track (90.729mm,119.329mm)(188.747mm,119.329mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02