
module PcUnit(PC,PcReSet,PcSel,Clk,Adress,jump,opCode);

	input   PcReSet;
	input   PcSel;
	input   Clk;
	input   [31:0] Adress;
	
	output reg[31:0] PC;
	
	integer i;
	reg [31:0] temp;
	always@(posedge Clk or posedge PcReSet)
	begin
		if(PcReSet == 1)
			PC <= 32'h0000_3000;
			
		PC = PC+4;
	  if(PcSel == 1)
				begin
					for(i=0;i<30;i=i+1)
						temp[31-i] = Adress[29-i];
					temp[0] = 0;
					temp[1] = 0;
					
					PC = PC+temp;
				end
				
		 if(jump==1)
		   begin
		     for(i=0;i<26;i=i+1)
		         temp[27-i]=opCode[25-i];
		         temp[28]=PC[28];
		         temp[29]=PC[29];
		         temp[30]=PC[30];
		         temp[31]=PC[31];
		         temp[0]=0;
		         temp[1]=0;
		        
		      PC=temp;
		   end
	end
	
	
	
endmodule
	
	