// Seed: 4170233701
module module_0;
  always #1 begin
    id_1 = 1'h0;
  end
endmodule
module module_1 ();
  assign id_1 = id_1;
  always #1 begin
    if (id_1 && 1'b0)
      if (1)
        case (1)
          id_1: id_1 = id_1;
          1: id_1 <= id_1;
          1: id_1 = 1;
          1: assign id_1 = 1 == 1;
        endcase
      else id_1 <= 1'b0;
    else disable id_2;
  end
  module_0();
  wire id_4;
  assign id_1 = 1;
  assign id_3 = 1;
endmodule
