DECL|BCLK_DIV_ADDR|macro|BCLK_DIV_ADDR
DECL|BCLK_DIV_MASK|macro|BCLK_DIV_MASK
DECL|BCLK_DIV_POWER_UP_MASK|macro|BCLK_DIV_POWER_UP_MASK
DECL|BCLK_DIV_POWER_UP|macro|BCLK_DIV_POWER_UP
DECL|BCLK_DIV|macro|BCLK_DIV
DECL|BEEP_GEN_EN_BEEP|macro|BEEP_GEN_EN_BEEP
DECL|BEEP_LEN_LSB_ADDR|macro|BEEP_LEN_LSB_ADDR
DECL|BEEP_LEN_MIB_ADDR|macro|BEEP_LEN_MIB_ADDR
DECL|BEEP_LEN_MSB_ADDR|macro|BEEP_LEN_MSB_ADDR
DECL|CM_VOLTAGE_1P35|enumerator|CM_VOLTAGE_1P35 = 0,
DECL|CM_VOLTAGE_1P5|enumerator|CM_VOLTAGE_1P5 = 1,
DECL|CM_VOLTAGE_1P65|enumerator|CM_VOLTAGE_1P65 = 2,
DECL|CM_VOLTAGE_1P8|enumerator|CM_VOLTAGE_1P8 = 3,
DECL|DAC_I2C_DEV_ADDR|macro|DAC_I2C_DEV_ADDR
DECL|DAC_LR_POWERDN_DEFAULT|macro|DAC_LR_POWERDN_DEFAULT
DECL|DAC_LR_POWERUP_DEFAULT|macro|DAC_LR_POWERUP_DEFAULT
DECL|DAC_MOD_CLK_FREQ_MAX|macro|DAC_MOD_CLK_FREQ_MAX
DECL|DAC_MOD_CLK_FREQ_MIN|macro|DAC_MOD_CLK_FREQ_MIN
DECL|DAC_PROC_CLK_FREQ_MAX|macro|DAC_PROC_CLK_FREQ_MAX
DECL|DATA_PATH_SETUP_ADDR|macro|DATA_PATH_SETUP_ADDR
DECL|DRC_CTRL1_ADDR|macro|DRC_CTRL1_ADDR
DECL|HEADPHONE_DRV_ADDR|macro|HEADPHONE_DRV_ADDR
DECL|HEADPHONE_DRV_CM_MASK|macro|HEADPHONE_DRV_CM_MASK
DECL|HEADPHONE_DRV_CM|macro|HEADPHONE_DRV_CM
DECL|HEADPHONE_DRV_CTRL_ADDR|macro|HEADPHONE_DRV_CTRL_ADDR
DECL|HEADPHONE_DRV_LINEOUT|macro|HEADPHONE_DRV_LINEOUT
DECL|HEADPHONE_DRV_POWERUP|macro|HEADPHONE_DRV_POWERUP
DECL|HEADPHONE_DRV_RESERVED|macro|HEADPHONE_DRV_RESERVED
DECL|HPL_ANA_VOL_CTRL_ADDR|macro|HPL_ANA_VOL_CTRL_ADDR
DECL|HPL_DRV_GAIN_CTRL_ADDR|macro|HPL_DRV_GAIN_CTRL_ADDR
DECL|HPR_ANA_VOL_CTRL_ADDR|macro|HPR_ANA_VOL_CTRL_ADDR
DECL|HPR_DRV_GAIN_CTRL_ADDR|macro|HPR_DRV_GAIN_CTRL_ADDR
DECL|HPX_ANA_VOL_DEFAULT|macro|HPX_ANA_VOL_DEFAULT
DECL|HPX_ANA_VOL_ENABLE|macro|HPX_ANA_VOL_ENABLE
DECL|HPX_ANA_VOL_FLOOR|macro|HPX_ANA_VOL_FLOOR
DECL|HPX_ANA_VOL_LOW_THRESH|macro|HPX_ANA_VOL_LOW_THRESH
DECL|HPX_ANA_VOL_MASK|macro|HPX_ANA_VOL_MASK
DECL|HPX_ANA_VOL_MAX|macro|HPX_ANA_VOL_MAX
DECL|HPX_ANA_VOL_MIN|macro|HPX_ANA_VOL_MIN
DECL|HPX_ANA_VOL_MUTE|macro|HPX_ANA_VOL_MUTE
DECL|HPX_ANA_VOL|macro|HPX_ANA_VOL
DECL|HPX_DRV_UNMUTE|macro|HPX_DRV_UNMUTE
DECL|HP_OUT_POP_RM_ADDR|macro|HP_OUT_POP_RM_ADDR
DECL|HP_OUT_POP_RM_ENABLE|macro|HP_OUT_POP_RM_ENABLE
DECL|IF_CTRL1_ADDR|macro|IF_CTRL1_ADDR
DECL|IF_CTRL_BCLK_OUT|macro|IF_CTRL_BCLK_OUT
DECL|IF_CTRL_IFTYPE_DSP|macro|IF_CTRL_IFTYPE_DSP
DECL|IF_CTRL_IFTYPE_I2S|macro|IF_CTRL_IFTYPE_I2S
DECL|IF_CTRL_IFTYPE_LJF|macro|IF_CTRL_IFTYPE_LJF
DECL|IF_CTRL_IFTYPE_MASK|macro|IF_CTRL_IFTYPE_MASK
DECL|IF_CTRL_IFTYPE_RJF|macro|IF_CTRL_IFTYPE_RJF
DECL|IF_CTRL_IFTYPE|macro|IF_CTRL_IFTYPE
DECL|IF_CTRL_WCLK_OUT|macro|IF_CTRL_WCLK_OUT
DECL|IF_CTRL_WLEN_16|macro|IF_CTRL_WLEN_16
DECL|IF_CTRL_WLEN_20|macro|IF_CTRL_WLEN_20
DECL|IF_CTRL_WLEN_24|macro|IF_CTRL_WLEN_24
DECL|IF_CTRL_WLEN_32|macro|IF_CTRL_WLEN_32
DECL|IF_CTRL_WLEN_MASK|macro|IF_CTRL_WLEN_MASK
DECL|IF_CTRL_WLEN|macro|IF_CTRL_WLEN
DECL|L_BEEP_GEN_ADDR|macro|L_BEEP_GEN_ADDR
DECL|L_DIG_VOL_CTRL_ADDR|macro|L_DIG_VOL_CTRL_ADDR
DECL|MDAC_DIV_ADDR|macro|MDAC_DIV_ADDR
DECL|MDAC_DIV_MASK|macro|MDAC_DIV_MASK
DECL|MDAC_DIV|macro|MDAC_DIV
DECL|MDAC_POWER_UP_MASK|macro|MDAC_POWER_UP_MASK
DECL|MDAC_POWER_UP|macro|MDAC_POWER_UP
DECL|NDAC_DIV_ADDR|macro|NDAC_DIV_ADDR
DECL|NDAC_DIV_MASK|macro|NDAC_DIV_MASK
DECL|NDAC_DIV|macro|NDAC_DIV
DECL|NDAC_POWER_UP_MASK|macro|NDAC_POWER_UP_MASK
DECL|NDAC_POWER_UP|macro|NDAC_POWER_UP
DECL|OSR_LSB_ADDR|macro|OSR_LSB_ADDR
DECL|OSR_LSB_MASK|macro|OSR_LSB_MASK
DECL|OSR_MSB_ADDR|macro|OSR_MSB_ADDR
DECL|OSR_MSB_MASK|macro|OSR_MSB_MASK
DECL|OSR_MULTIPLE_2|enumerator|OSR_MULTIPLE_2 = 2,
DECL|OSR_MULTIPLE_4|enumerator|OSR_MULTIPLE_4 = 4,
DECL|OSR_MULTIPLE_8|enumerator|OSR_MULTIPLE_8 = 8,
DECL|OUTPUT_ROUTING_ADDR|macro|OUTPUT_ROUTING_ADDR
DECL|OUTPUT_ROUTING_HPL|macro|OUTPUT_ROUTING_HPL
DECL|OUTPUT_ROUTING_HPR|macro|OUTPUT_ROUTING_HPR
DECL|OVF_FLAG_ADDR|macro|OVF_FLAG_ADDR
DECL|PAGE_CONTROL_ADDR|macro|PAGE_CONTROL_ADDR
DECL|PRB_P10_DECIMATION_B|enumerator|PRB_P10_DECIMATION_B = 10,
DECL|PRB_P18_DECIMATION_C|enumerator|PRB_P18_DECIMATION_C = 18,
DECL|PRB_P25_DECIMATION_A|enumerator|PRB_P25_DECIMATION_A = 25,
DECL|PROC_BLK_SEL_ADDR|macro|PROC_BLK_SEL_ADDR
DECL|PROC_BLK_SEL_MASK|macro|PROC_BLK_SEL_MASK
DECL|PROC_BLK_SEL|macro|PROC_BLK_SEL
DECL|R_BEEP_GEN_ADDR|macro|R_BEEP_GEN_ADDR
DECL|SOFT_RESET_ADDR|macro|SOFT_RESET_ADDR
DECL|SOFT_RESET_ASSERT|macro|SOFT_RESET_ASSERT
DECL|TIMER_MCLK_DIV_ADDR|macro|TIMER_MCLK_DIV_ADDR
DECL|TIMER_MCLK_DIV_EN_EXT|macro|TIMER_MCLK_DIV_EN_EXT
DECL|TIMER_MCLK_DIV_MASK|macro|TIMER_MCLK_DIV_MASK
DECL|TIMER_MCLK_DIV_VAL|macro|TIMER_MCLK_DIV_VAL
DECL|VOL_CTRL_ADDR|macro|VOL_CTRL_ADDR
DECL|VOL_CTRL_MUTE_DEFAULT|macro|VOL_CTRL_MUTE_DEFAULT
DECL|VOL_CTRL_UNMUTE_DEFAULT|macro|VOL_CTRL_UNMUTE_DEFAULT
DECL|__TLV320DAC3101_H__|macro|__TLV320DAC3101_H__
DECL|cm_voltage|enum|enum cm_voltage {
DECL|osr_multiple|enum|enum osr_multiple {
DECL|page|member|u8_t page; /* page number */
DECL|proc_block|enum|enum proc_block {
DECL|reg_addr|member|u8_t reg_addr; /* register address */
DECL|reg_addr|struct|struct reg_addr {
