{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490792879465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490792879466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:07:59 2017 " "Processing started: Wed Mar 29 10:07:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490792879466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490792879466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490792879466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490792880025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_project-behavior " "Found design unit 1: final_project-behavior" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880635 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792880635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_1_read-SYN " "Found design unit 1: ram_1_read-SYN" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_1_read " "Found entity 1: ram_1_read" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792880638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2_write-SYN " "Found design unit 1: ram_2_write-SYN" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_2_write " "Found entity 1: ram_2_write" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792880643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792880643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490792880720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q final_project.vhd(19) " "VHDL Signal Declaration warning at final_project.vhd(19): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880722 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_1 final_project.vhd(26) " "VHDL Signal Declaration warning at final_project.vhd(26): used implicit default value for signal \"address_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880722 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_1 final_project.vhd(27) " "VHDL Signal Declaration warning at final_project.vhd(27): used implicit default value for signal \"clock_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_2 final_project.vhd(27) " "VHDL Signal Declaration warning at final_project.vhd(27): used implicit default value for signal \"clock_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_1 final_project.vhd(28) " "VHDL Signal Declaration warning at final_project.vhd(28): used implicit default value for signal \"data_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_2 final_project.vhd(28) " "VHDL Signal Declaration warning at final_project.vhd(28): used implicit default value for signal \"data_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_1 final_project.vhd(29) " "VHDL Signal Declaration warning at final_project.vhd(29): used implicit default value for signal \"wren_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_2 final_project.vhd(29) " "VHDL Signal Declaration warning at final_project.vhd(29): used implicit default value for signal \"wren_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_1 final_project.vhd(30) " "Verilog HDL or VHDL warning at final_project.vhd(30): object \"q_1\" assigned a value but never read" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_2 final_project.vhd(30) " "Verilog HDL or VHDL warning at final_project.vhd(30): object \"q_2\" assigned a value but never read" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490792880723 "|final_project"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "address_2 final_project.vhd(26) " "Using initial value X (don't care) for net \"address_2\" at final_project.vhd(26)" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490792880724 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_read ram_1_read:ram_1 " "Elaborating entity \"ram_1_read\" for hierarchy \"ram_1_read:ram_1\"" {  } { { "final_project.vhd" "ram_1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1_read:ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\"" {  } { { "ram_1_read.vhd" "altsyncram_component" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1_read:ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1_read:ram_1\|altsyncram:altsyncram_component\"" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792880941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1_read:ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1_read:ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file crash_mif.mif " "Parameter \"init_file\" = \"crash_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792880945 ""}  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792880945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03f1 " "Found entity 1: altsyncram_03f1" {  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792881070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792881070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03f1 ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated " "Elaborating entity \"altsyncram_03f1\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tna2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tna2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tna2 " "Found entity 1: altsyncram_tna2" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792881187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792881187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tna2 ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1 " "Elaborating entity \"altsyncram_tna2\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\"" {  } { { "db/altsyncram_03f1.tdf" "altsyncram1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_03f1.tdf" "mgl_prim2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 808464433 " "Parameter \"NODE_NAME\" = \"808464433\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881301 ""}  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792881301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2_write ram_2_write:ram_2 " "Elaborating entity \"ram_2_write\" for hierarchy \"ram_2_write:ram_2\"" {  } { { "final_project.vhd" "ram_2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_2_write:ram_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\"" {  } { { "ram_2_write.vhd" "altsyncram_component" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2_write:ram_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_2_write:ram_2\|altsyncram:altsyncram_component\"" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2_write:ram_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_2_write:ram_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0002 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0002\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881356 ""}  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792881356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnc1 " "Found entity 1: altsyncram_nnc1" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792881444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792881444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnc1 ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated " "Elaborating entity \"altsyncram_nnc1\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc82 " "Found entity 1: altsyncram_jc82" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792881528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792881528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc82 ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1 " "Elaborating entity \"altsyncram_jc82\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\"" {  } { { "db/altsyncram_nnc1.tdf" "altsyncram1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnc1.tdf" "mgl_prim2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 808464434 " "Parameter \"NODE_NAME\" = \"808464434\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792881535 ""}  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792881535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883102 "|final_project|q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490792883102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1490792883267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1490792883267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792883369 "|final_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490792883369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490792884384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884384 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884443 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884444 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884445 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884445 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884446 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884446 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884447 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884447 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884448 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884448 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884449 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884449 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884449 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884450 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884450 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792884450 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren " "No output dependent on input pin \"wren\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792884526 "|final_project|wren"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1490792884526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490792884531 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490792884531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490792884531 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1490792884531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490792884531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490792884594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 10:08:04 2017 " "Processing ended: Wed Mar 29 10:08:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490792884594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490792884594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490792884594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490792884594 ""}
