Release 14.6 Map P.68d (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -ol high -w -p xc7vx690t-ffg1927-2 -o top_map.ncd top.ngd
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/t
op.pcf 
Target Device  : xc7vx690t
Target Package : ffg1927
Target Speed   : -2
Mapper Version : virtex7 -- $Revision: 1.55 $
Mapped Date    : Mon Apr  7 15:42:54 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:   33
Slice Logic Utilization:
  Number of Slice Registers:                10,399 out of 866,400    1%
    Number used as Flip Flops:              10,387
    Number used as Latches:                     12
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,792 out of 433,200    2%
    Number used as logic:                   10,048 out of 433,200    2%
      Number using O6 output only:           6,617
      Number using O5 output only:             989
      Number using O5 and O6:                2,442
      Number used as ROM:                        0
    Number used as Memory:                      63 out of 174,200    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            63
        Number using O6 output only:            63
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    681
      Number with same-slice register load:    597
      Number with same-slice carry load:        84
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,426 out of 108,300    3%
  Number of LUT Flip Flop pairs used:       11,870
    Number with an unused Flip Flop:         3,159 out of  11,870   26%
    Number with an unused LUT:               1,078 out of  11,870    9%
    Number of fully used LUT-FF pairs:       7,633 out of  11,870   64%
    Number of unique control sets:             533
    Number of slice register sites lost
      to control set restrictions:           1,818 out of 866,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     600   20%
    Number of LOCed IOBs:                      124 out of     124  100%
    IOB Flip Flops:                              1
    IOB Master Pads:                            30
    IOB Slave Pads:                             30
    Number of bonded IPADs:                     28
      Number of LOCed IPADs:                    18 out of      28   64%
    Number of bonded OPADs:                     10

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 23 out of   1,470    1%
    Number using RAMB36E1 only:                 23
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 29 out of   2,940    1%
    Number using RAMB18E1 only:                 29
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of   1,000    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of   1,000    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of   1,000    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        3 out of   1,000    1%
    Number used as OLOGICE2s:                    3
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      80    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      80    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                            17 out of     240    7%
  Number of BUFRs:                               0 out of      80    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of   3,600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTHE2_CHANNELs:                      5 out of      80    6%
    Number of LOCed GTHE2_CHANNELs:              5 out of       5  100%
  Number of GTHE2_COMMONs:                       2 out of      20   10%
    Number of LOCed GTHE2_COMMONs:               1 out of       2   50%
  Number of IBUFDS_GTE2s:                        9 out of      40   22%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      20    0%
  Number of IN_FIFOs:                            0 out of      80    0%
  Number of MMCME2_ADVs:                         3 out of      20   15%
  Number of OUT_FIFOs:                           0 out of      80    0%
  Number of PCIE_3_0s:                           0 out of       3    0%
  Number of PHASER_REFs:                         0 out of      20    0%
  Number of PHY_CONTROLs:                        0 out of      20    0%
  Number of PLLE2_ADVs:                          0 out of      20    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:            3
Average Fanout of Non-Clock Nets:                3.37

Peak Memory Usage:  2746 MB
Total REAL time to MAP completion:  8 mins 5 secs 
Total CPU time to MAP completion:   8 mins 5 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your license support version '2014.04' for ISE expires in
23 days after which you will not qualify for Xilinx software updates or new
releases.
WARNING:LIT:701 - PAD symbol "refclkp<7>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "rxp<3>" is not constrained (LOC) to a specific
   location.
WARNING:MapLib:701 - Signal ebi_d<15> connected to top level port ebi_d<15> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<14> connected to top level port ebi_d<14> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<13> connected to top level port ebi_d<13> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<12> connected to top level port ebi_d<12> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<11> connected to top level port ebi_d<11> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<10> connected to top level port ebi_d<10> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<9> connected to top level port ebi_d<9> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<8> connected to top level port ebi_d<8> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<7> connected to top level port ebi_d<7> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<6> connected to top level port ebi_d<6> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<5> connected to top level port ebi_d<5> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<4> connected to top level port ebi_d<4> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<3> connected to top level port ebi_d<3> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<2> connected to top level port ebi_d<2> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<1> connected to top level port ebi_d<1> has
   been removed.
WARNING:MapLib:701 - Signal ebi_d<0> connected to top level port ebi_d<0> has
   been removed.
WARNING:MapLib:701 - Signal ebi_a<7> connected to top level port ebi_a<7> has
   been removed.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk120_u" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk120_u_0" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "clk160" have been optimized out of
   the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk160_u" have been
   optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "ttc_clocks_clk160_u_0" have been
   optimized out of the design.
WARNING:MapLib:48 - The timing specification "TS_clk160" has been discarded
   because its TO group (clk160) was optimized away.
WARNING:MapLib:48 - The timing specification "TS_clk160_r" has been discarded
   because its FROM group (clk160) was optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk160_u" has been
   discarded because the group "ttc_clocks_clk160_u" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk120_u" has been
   discarded because the group "ttc_clocks_clk120_u" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk160_u_0" has been
   discarded because the group "ttc_clocks_clk160_u_0" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_ttc_clocks_clk120_u_0" has been
   discarded because the group "ttc_clocks_clk120_u_0" has been optimized away.
WARNING:Pack:2949 - The I/O component ttc_in_p uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component ttc_in_n uses an DQS_BIAS attribute with
   I/O standard LVDS. The DQS_BIAS attribute will be ignored since the selected
   I/O standard does not support DQS_BIAS usage.
WARNING:PhysDesignRules:2240 - The MMCME2_ADV block <ttc/clocks/mmcm> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2112@lxlic01,2112@lxlic02,2112@lxlic03'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc7vx690t' is not a WebPack part.
INFO:LIT:243 - Logical network payload_d[3]_data<31> has no load.
INFO:LIT:395 - The above info message is repeated 880 more times for the
   following (max. 5 shown):
   payload_d[3]_data<30>,
   payload_d[3]_data<29>,
   payload_d[3]_data<28>,
   payload_d[3]_data<27>,
   payload_d[3]_data<26>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 542 block(s) removed
 569 block(s) optimized away
 770 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/tpass_2" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" (ROM) removed.
       The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/N2" is loadless and has been removed.
        Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/tpass_3" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/N4" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_9
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/tpass_4" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" is loadless and has
been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" is loadless
and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/N48" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set_SW0" (ROM)
removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/tpass_2" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" (ROM) removed.
       The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/N2" is loadless and has been removed.
        Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/tpass_3" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/N4" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_9
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/tpass_4" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" is loadless and has
been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" is loadless
and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/N48" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set_SW0" (ROM)
removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/tpass_2" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" (ROM) removed.
       The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/N2" is loadless and has been removed.
        Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/tpass_3" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/N4" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_9
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/tpass_4" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" is loadless and has
been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" is loadless
and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/N48" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set_SW0" (ROM)
removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/tpass_2" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_tlock_max_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1" (ROM) removed.
       The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/N2" is loadless and has been removed.
        Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_8
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/tpass_3" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" is loadless and
has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" is
loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/int_time_out_500us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/N4" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/cpllresetfsm_inst/GND_102_o_time_out_counter[15]_equal_9
_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/tpass_4" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" is loadless and has
been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" is loadless
and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set" (ROM)
removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/N48" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/rxresetfsm_inst/int_time_out_30us_glue_set_SW0" (ROM)
removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/tpass_2" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_tlock_max" is loadless and has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_tlock_max" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_tlock_max_glue_set" is loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_tlock_max_glue_set" (ROM) removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/GND_102_o_time_out_counter[15]_equal_8_o<15>1" is loadless and has been
removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/GND_102_o_time_out_counter[15]_equal_8_o<15>1" (ROM) removed.
       The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/N2" is loadless and has been removed.
        Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/GND_102_o_time_out_counter[15]_equal_8_o<15>1_SW0" (ROM) removed.
Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/tpass_3" (ROM) removed.
 The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_out_500us" is loadless and has been removed.
  Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_out_500us" (SFF) removed.
   The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_out_500us_glue_set" is loadless and has been removed.
    Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/int_time_out_500us_glue_set" (ROM) removed.
     The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/N4" is loadless and has been removed.
      Loadless block
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfsm
_inst/GND_102_o_time_out_counter[15]_equal_9_o<15>1_SW0" (ROM) removed.
The signal "ebi_d_15_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_15_OBUF" (BUF) removed.
  The signal "ebi_d<15>" is sourceless and has been removed.
   Sourceless block "ebi_d<15>" (PAD) removed.
The signal "ebi_d_14_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_14_OBUF" (BUF) removed.
  The signal "ebi_d<14>" is sourceless and has been removed.
   Sourceless block "ebi_d<14>" (PAD) removed.
The signal "ebi_d_13_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_13_OBUF" (BUF) removed.
  The signal "ebi_d<13>" is sourceless and has been removed.
   Sourceless block "ebi_d<13>" (PAD) removed.
The signal "ebi_d_12_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_12_OBUF" (BUF) removed.
  The signal "ebi_d<12>" is sourceless and has been removed.
   Sourceless block "ebi_d<12>" (PAD) removed.
The signal "ebi_d_11_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_11_OBUF" (BUF) removed.
  The signal "ebi_d<11>" is sourceless and has been removed.
   Sourceless block "ebi_d<11>" (PAD) removed.
The signal "ebi_d_10_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_10_OBUF" (BUF) removed.
  The signal "ebi_d<10>" is sourceless and has been removed.
   Sourceless block "ebi_d<10>" (PAD) removed.
The signal "ebi_d_9_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_9_OBUF" (BUF) removed.
  The signal "ebi_d<9>" is sourceless and has been removed.
   Sourceless block "ebi_d<9>" (PAD) removed.
The signal "ebi_d_8_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_8_OBUF" (BUF) removed.
  The signal "ebi_d<8>" is sourceless and has been removed.
   Sourceless block "ebi_d<8>" (PAD) removed.
The signal "ebi_d_7_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_7_OBUF" (BUF) removed.
  The signal "ebi_d<7>" is sourceless and has been removed.
   Sourceless block "ebi_d<7>" (PAD) removed.
The signal "ebi_d_6_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_6_OBUF" (BUF) removed.
  The signal "ebi_d<6>" is sourceless and has been removed.
   Sourceless block "ebi_d<6>" (PAD) removed.
The signal "ebi_d_5_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_5_OBUF" (BUF) removed.
  The signal "ebi_d<5>" is sourceless and has been removed.
   Sourceless block "ebi_d<5>" (PAD) removed.
The signal "ebi_d_4_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_4_OBUF" (BUF) removed.
  The signal "ebi_d<4>" is sourceless and has been removed.
   Sourceless block "ebi_d<4>" (PAD) removed.
The signal "ebi_d_3_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_3_OBUF" (BUF) removed.
  The signal "ebi_d<3>" is sourceless and has been removed.
   Sourceless block "ebi_d<3>" (PAD) removed.
The signal "ebi_d_2_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_2_OBUF" (BUF) removed.
  The signal "ebi_d<2>" is sourceless and has been removed.
   Sourceless block "ebi_d<2>" (PAD) removed.
The signal "ebi_d_1_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_1_OBUF" (BUF) removed.
  The signal "ebi_d<1>" is sourceless and has been removed.
   Sourceless block "ebi_d<1>" (PAD) removed.
The signal "ebi_d_0_OBUF" is sourceless and has been removed.
 Sourceless block "ebi_d_0_OBUF" (BUF) removed.
  The signal "ebi_d<0>" is sourceless and has been removed.
   Sourceless block "ebi_d<0>" (PAD) removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/rxbuf/q<35>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/rxbuf/q<17>" is
sourceless and has been removed.
The signal "datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/rxbuf/q<16>" is
sourceless and has been removed.
The signal "datapath/mgt/qgen[0].quad/quad/soft_reset_sysclk" is sourceless and
has been removed.
 Sourceless block
"datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/regs[2].sync_stage" (FF)
removed.
  The signal "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/sync_pulse_pipe<3>"
is sourceless and has been removed.
   Sourceless block "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/ldpe_inst"
(LATCH) removed.
    The signal "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/sync_pulse_pipe<0>"
is sourceless and has been removed.
     Sourceless block "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/async_stage"
(FF) removed.
      The signal "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/sync_pulse_pipe<1>"
is sourceless and has been removed.
       Sourceless block
"datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/regs[1].sync_stage" (FF)
removed.
The signal "datapath/mgt/qgen[0].quad/quad/txpolarity_3" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/rxpolarity_3" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/txpolarity_2" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/rxpolarity_2" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/txpolarity_1" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/rxpolarity_1" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/txpolarity_0" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/rxpolarity_0" is sourceless and has
been removed.
The signal "datapath/mgt/qgen[0].quad/quad/N0" is sourceless and has been
removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<34>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<33>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<32>" is sourceless and has been removed.
The signal "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/N0" is sourceless and
has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<34>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<33>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<32>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<34>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<33>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<32>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<34>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<33>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/dout
b<32>" is sourceless and has been removed.
The signal "datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/txoutclk<3>"
is sourceless and has been removed.
The signal "datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/txoutclk<2>"
is sourceless and has been removed.
The signal "datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/txoutclk<1>"
is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/rx_comma_det_out<3>" is
sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/rx_comma_det_out<2>" is
sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/rx_comma_det_out<1>" is
sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/rx_comma_det_out<0>" is
sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/rxchariscomma_out<0><0>
" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/prbs_error<3
>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/prbs_error<2
>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/prbs_error<1
>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/prbs_error<0
>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/rx_byte_real
ign<3>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/rx_byte_real
ign<2>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/rx_byte_real
ign<1>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/rx_byte_real
ign<0>" is sourceless and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal
"datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instanc
es[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot" is sourceless
and has been removed.
The signal "infra/eth/phy/status_vector<6>" is sourceless and has been removed.
The signal "infra/eth/phy/status_vector<5>" is sourceless and has been removed.
The signal "infra/eth/phy/status_vector<4>" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID_glue_se
t" (ROM) removed.
  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID_glue_se
t" is sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID" (SFF)
removed.
The signal "infra/eth/phy/status_vector<3>" is sourceless and has been removed.
The signal "infra/eth/phy/status_vector<2>" is sourceless and has been removed.
The signal "infra/eth/phy/rxclkcorcnt<2>" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_
o_mux_22_OUT31" (ROM) removed.
  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux
_22_OUT<2>" is sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_2" (SFF)
removed.
    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<2>" is
sourceless and has been removed.
     Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG_
rstpot" (ROM) removed.
      The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG_
rstpot" is sourceless and has been removed.
       Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
(FF) removed.
        The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG"
is sourceless and has been removed.
         Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1
_AND_125_o" (ROM) removed.
          The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1
_AND_125_o" is sourceless and has been removed.
           Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_IN
T" (SFF) removed.
            The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_IN
T" is sourceless and has been removed.
             Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G_0" (SFF) removed.
              The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G<0>" is sourceless and has been removed.
               Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G_1" (SFF) removed.
                The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G<1>" is sourceless and has been removed.
                 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G_2" (SFF) removed.
                  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G<2>" is sourceless and has been removed.
                   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G_3" (SFF) removed.
                    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G<3>" is sourceless and has been removed.
                     Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G[0]_RX_CONFIG_VALID_REG[3]_OR_113_o<0>1" (ROM) removed.
                      The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_RE
G[0]_RX_CONFIG_VALID_REG[3]_OR_113_o" is sourceless and has been removed.
                       Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_C" (SFF)
removed.
The signal "infra/eth/phy/rxclkcorcnt<1>" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_
o_mux_22_OUT21" (ROM) removed.
  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux
_22_OUT<1>" is sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_1" (SFF)
removed.
    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<1>" is
sourceless and has been removed.
The signal "infra/eth/phy/rxclkcorcnt<0>" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_
o_mux_22_OUT11" (ROM) removed.
  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux
_22_OUT<0>" is sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_0" (SFF)
removed.
    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<0>" is
sourceless and has been removed.
The signal "infra/eth/phy/drpwe_in" is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/rxclkcorcnt_int<1>" is sourceless and
has been removed.
 Sourceless block "infra/eth/phy/transceiver_inst/rxclkcorcnt_1" (FF) removed.
The signal "infra/eth/phy/transceiver_inst/rxclkcorcnt_int<0>" is sourceless and
has been removed.
 Sourceless block "infra/eth/phy/transceiver_inst/rxclkcorcnt_0" (FF) removed.
The signal "infra/eth/phy/transceiver_inst/txpowerdown_reg" is sourceless and
has been removed.
The signal "infra/eth/phy/transceiver_inst/rxpowerdown_reg" is sourceless and
has been removed.
The signal "infra/eth/phy/transceiver_inst/txpowerdown_double" is sourceless and
has been removed.
The signal "infra/eth/phy/transceiver_inst/rxpowerdown_double" is sourceless and
has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_RXBUFSTATUS_OUT<1>"
is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_RXBUFSTATUS_OUT<0>"
is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TXBUFSTATUS_OUT<0>"
is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_CPLLFBCLKLOST_OUT"
is sourceless and has been removed.
The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_EYESCANDATAERROR_OUT" is
sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_RXCDRLOCK_OUT" is
sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_RXOUTCLK_OUT" is
sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TXOUTCLKFABRIC_OUT"
is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TXOUTCLKPCS_OUT" is
sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_QPLLLOCK_OUT" is
sourceless and has been removed.
The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/GT0_QPLLRE
FCLKLOST_OUT" is sourceless and has been removed.
The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/dat
a_sync1" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/dat
a_sync_reg" (FF) removed.
  The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/dat
a_out" is sourceless and has been removed.
The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/dat
a_sync1" is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/dat
a_sync_reg" (FF) removed.
  The signal
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/dat
a_out" is sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/reclock_rxreset/N0" is sourceless and
has been removed.
 Sourceless block "infra/eth/phy/transceiver_inst/reclock_rxreset/reset_sync1"
(FF) removed.
  The signal "infra/eth/phy/transceiver_inst/reclock_rxreset/reset_sync_reg" is
sourceless and has been removed.
   Sourceless block "infra/eth/phy/transceiver_inst/reclock_rxreset/reset_sync2"
(FF) removed.
    The signal "infra/eth/phy/transceiver_inst/reclock_rxreset/reset_out" is
sourceless and has been removed.
The signal "infra/eth/phy/transceiver_inst/reclock_txreset/N0" is sourceless and
has been removed.
 Sourceless block "infra/eth/phy/transceiver_inst/reclock_txreset/reset_sync1"
(FF) removed.
  The signal "infra/eth/phy/transceiver_inst/reclock_txreset/reset_sync_reg" is
sourceless and has been removed.
   Sourceless block "infra/eth/phy/transceiver_inst/reclock_txreset/reset_sync2"
(FF) removed.
    The signal "infra/eth/phy/transceiver_inst/reclock_txreset/reset_out" is
sourceless and has been removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXNOTINTABLE_SRL" is
sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXNOTINTABLE_REG" (FF)
removed.
The signal "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXDISPERR_SRL"
is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXDISPERR_REG" (FF)
removed.
The signal "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET" is
sourceless and has been removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE_PWR_15_o_MUX_1_
o" is sourceless and has been removed.
 Sourceless block "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET"
(FF) removed.
The signal "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE" is
sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_SRESET_PIPE_PWR_15_o_M
UX_1_o11" (ROM) removed.
The signal "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG2"
is sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG3" (FF)
removed.
  The signal "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG3"
is sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_5
9_o" (ROM) removed.
    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_5
9_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX" (SFF)
removed.
      The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX" is
sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_5
9_o_SW0" (ROM) removed.
  The signal "infra/eth/phy/gig_eth_pcs_pma_core/N24" is sourceless and has been
removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<1>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_2" (SFF)
removed.
  The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<2>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG[1]_IDLE_R
EG[2]_OR_114_o1" (ROM) removed.
    The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG[1]_IDLE_R
EG[2]_OR_114_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_I" (SFF)
removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<0>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_1" (SFF)
removed.
The signal "infra/eth/phy/gig_eth_pcs_pma_core/N26" is sourceless and has been
removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/CE" is
sourceless and has been removed.
The signal
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/CE" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<24>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<23>"
is sourceless and has been removed.
The signal "infra/eth/mac/rx_statistics_vector<24>" is sourceless and has been
removed.
The signal "infra/eth/mac/rx_statistics_vector<23>" is sourceless and has been
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<22>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<21>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<20>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<19>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<18>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<17>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<16>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<15>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<14>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<13>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<12>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<11>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<10>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<9>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<8>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<7>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<6>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<5>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<4>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<3>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<2>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<1>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR<0>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set"
(ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set"
is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0" (SFF)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<19
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<18
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<17
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<16
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<15
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<14
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<13
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<12
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<11
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<10
>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<9>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<8>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<7>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<6>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<5>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<4>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<3>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<2>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<1>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR<0>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2
_rstpot" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2
_rstpot" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2
" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2
" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3"
(SFF) removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_r
stpot" (ROM) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_r
stpot" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
(FF) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS"
is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/rxstatsaddressmatch" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/rxstatsaddressmatch_glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/rxstatsaddressmatch_glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/rxstatsaddressmatch" (SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_EARLY"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE" (SFF) removed.
  The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_glue_se
t" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_glue_se
t" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY" (SFF)
removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY" is
sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_rstpot1
" (ROM) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_rstpot1
" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES" (FF)
removed.
The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<7>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE0_MATCH_GND_37_o_MUX_495_o1_SW0" (ROM) removed.
  The signal "infra/eth/mac/N26" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE0_MATCH_GND_37_o_MUX_495_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_M
ATCH_GND_37_o_MUX_495_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_M
ATCH" (FF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_M
ATCH" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverA
NDClockEnable1611" (ROM) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST
" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1"
(SFF) removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_
rstpot1" (ROM) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_
rstpot1" is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<6>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<5>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<4>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<3>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<2>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<1>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<0>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_MU
LTI_MATCH_GND_37_o_MUX_505_o11" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_M
ATCH_GND_37_o_MUX_505_o" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_M
ATCH" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_M
ATCH" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<13
>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<15>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o111" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o111" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o113" (ROM) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o11" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_VLAN
_GND_37_o_MUX_512_o11" (ROM) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_
37_o_MUX_512_o" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN"
(FF) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN" is
sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19
" (SFF) removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o12" (ROM) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_G
ND_37_o_MUX_510_o" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
(FF) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL"
is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<14>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<13>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<12>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<11>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<10>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o112" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONT
ROL_GND_37_o_MUX_510_o112" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<9>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<8>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<7>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<6>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<5>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<4>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<3>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<2>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<1>" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<0>" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<13>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_
glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_
glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<12>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_
glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_
glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<11>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_
glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_
glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<10>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_
glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_
glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<9>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<8>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<7>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<6>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<5>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10
" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<4>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<3>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<2>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<1>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<0>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5"
(SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_g
lue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_g
lue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<14>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<13>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<12>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<11>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<9>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<4>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LE
NGTH[14]_GND_37_o_mux_7_OUT<0>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<4>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<5>
" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_M
ATCH_rstpot" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_M
ATCH_rstpot" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_M
ATCH" (FF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_M
ATCH" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1106_inv1"
(ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1106_inv" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_M
ATCH" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_M
ATCH" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_M
ATCH" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_M
ATCH" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_M
ATCH" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_M
ATCH" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_M
ATCH" (FF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_M
ATCH" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<3>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY<1>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY<0>
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08331" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<14>
" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1199_inv1"
(ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1199_inv" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08332" (ROM)
removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0833" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<13>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<12>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<11>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<10>
" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<9>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<8>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<7>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<6>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<5>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<4>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<3>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<2>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<1>"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<0>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcastaddressmatch" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0476_in
v11" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0476_in
v1" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_MATCH_rstpot1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_MATCH_rstpot1" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_MATCH" (FF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_MATCH" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_FRAME" (SFF) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_FRAME" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4"
(FF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST
_MATCH_rstpot1_SW0" (ROM) removed.
  The signal "infra/eth/mac/N211" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_D
ELAY" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ALIGNMENT_ERR_REG_CRC_E
RR_AND_318_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_24"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TY
PE_ERR" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BO
UNDS_ERR" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<13>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<12>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<11>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<10>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<9>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<8>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<7>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<6>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<5>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<4>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<3>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<2>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<1>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH<0>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_ERR_ALIGNMENT_ERR_R
EG_AND_317_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTIC
S_VALID" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID" (FF)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ALIGNMENT_ERR_REG" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ALIGNMENT_ERR_REG_CRC_E
RR_AND_318_o1" (ROM) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_ERR_ALIGNMENT_ERR_R
EG_AND_317_o1" (ROM) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<14>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<13>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<12>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<11>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<10>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<9>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<8>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<7>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<6>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<5>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<4>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<3>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<2>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<1>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_42_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT<0>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENAB
LE_PWR_48_o_AND_410_o" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_FRAME_INT" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_FRAME" (SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_FRAME" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR<1>1" (ROM)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_ENABLE" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_FRAME_INT" (SFF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_ENABLE_rstpot1" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_ENABLE_rstpot1" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_ENABLE" (FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_t
x_state[3]_GND_25_o_equal_74_o" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync
1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync
1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync
1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync
1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0" (SFF)
removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<0>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<3>1" (ROM)
removed.
    The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<3>"
is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3" (SFF)
removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<3>" is
sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<4>1" (ROM)
removed.
        The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<4>"
is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4" (SFF)
removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<4>" is
sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n008111" (ROM)
removed.
            The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1" (ROM)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<7>
" is sourceless and has been removed.
                 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o<7>2" (ROM) removed.
                  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o<7>1" is sourceless and has been removed.
                   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o<7>3" (ROM) removed.
                    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o" is sourceless and has been removed.
                     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_se
t" (ROM) removed.
                      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_se
t" is sourceless and has been removed.
                       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT" (SFF)
removed.
                        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT" is
sourceless and has been removed.
                     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_s
et" (ROM) removed.
                      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_s
et" is sourceless and has been removed.
                       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT" (SFF)
removed.
                        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT" is
sourceless and has been removed.
                         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE1" (ROM)
removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<6>
" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<5>
" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<4>
" is sourceless and has been removed.
                 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o<7>1" (ROM) removed.
                  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equa
l_8_o<7>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>
" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<2>
" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<1>
" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0"
(SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<0>
" is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv1" (ROM)
removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv11" (ROM)
removed.
            The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<15>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_15" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<15>" is sourceless and has been removed.
                 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o12" (ROM) removed.
                  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o11" is sourceless and has been removed.
                   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o13" (ROM) removed.
                    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o13" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010517" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<0>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<14>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_14" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<14>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010581" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<1>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<13>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_13" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<13>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010591" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<2>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<12>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_12" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<12>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105101" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<3>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<11>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_11" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<11>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105111" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<4>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<10>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_10" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<10>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105121" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<5>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<9>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_9" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<9>" is sourceless and has been removed.
                 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o11" (ROM) removed.
                  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_
GND_31_o_MUX_237_o1" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105131" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<6>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<8>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_8" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<8>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105141" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<7>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<7>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_7" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<7>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105151" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<8>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<6>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_6" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<6>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105161" (ROM)
removed.
                The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<9>"
is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<5>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_5" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<5>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010521" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<10>" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<4>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_4" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<4>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010531" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<11>" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<3>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_3" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<3>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010541" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<12>" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<2>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_2" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<2>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010551" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<13>" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<1>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_1" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<1>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010561" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<14>" is
sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0" (SFF)
removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<0>" is
sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX_0" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_
TX<0>" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010571" (ROM)
removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<15>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor
<2>11" (ROM) removed.
    The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<2>"
is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2" (SFF)
removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<2>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor
<1>11" (ROM) removed.
    The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<1>"
is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1" (SFF)
removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<1>" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor
<0>11_INV_0" (BUF) removed.
    The signal "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<0>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val
" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT<5>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT<4>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT<2>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<7>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<6>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<5>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<4>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<2>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<1>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<0>"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0172_inv" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3"
is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_
GOOD_FRAME_IN3_OR_86_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_
GOOD_FRAME_IN3_OR_86_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_T
X" (SFF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/da
ta_in" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/da
ta_sync" (FF) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/da
ta_sync1" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/da
ta_sync_reg" (FF) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/da
ta_sync2" is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_T
X_REG" (SFF) removed.
            The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_T
X_REG" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2"
(SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL" is
sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_0_1" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_address[7].LUT3_special_pause_inst" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_addr_lut<7>" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb81" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb8" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb83" (ROM) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_reg" (SFF) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_reg" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_glue_set" (ROM) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_glue_set" is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match" (SFF) removed.
            The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match" is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/specialpauseaddressmatch_int" (SFF) removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/specialpauseaddressmatch_int" is sourceless and has been removed.
               Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/specialpauseaddressmatch" (SFF) removed.
                The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/specialpauseaddressmatch" is sourceless and has been removed.
                 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTR
OL_ENABLE_rstpot1_SW0" (ROM) removed.
                  The signal "infra/eth/mac/N181" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_address[1].LUT3_special_pause_inst" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_addr_lut<1>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_addr_lut<6>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_1_1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_2_1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_addr_lut<0>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe<0>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe[2]_PWR_52_o_LessThan_20_o1" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe[2]_PWR_52_o_LessThan_20_o" is sourceless and has been
removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr" (SFF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe<1>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe<2>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<7>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<7>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o81" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o8" is sourceless and has been
removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o83" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg" (SFF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_glue_set" (ROM) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_glue_set" is sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match" (SFF) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match" is sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pauseaddressmatch_int" (SFF) removed.
            The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pauseaddressmatch_int" is sourceless and has been removed.
             Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pauseaddressmatch" (SFF) removed.
              The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pauseaddressmatch" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<6>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<6>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<5>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<5>" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o82" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/pause_match_reg_rx_data[7]_MUX_958_o81" is sourceless and has been
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<4>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<4>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<3>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<3>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<2>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<2>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<1>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<1>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data<0>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/expected_pause_data<0>" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_PWR_52_o_LessThan_17_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_2" (SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count<2>" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe_2" (SFF) removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mcount_load_count_xor<2>11" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Result<2>1" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_PWR_52_o_LessThan_17_o1" (ROM) removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83" (MUX) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<7>" is sourceless and has
been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_wr_data_7" (FF) removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_0" (SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count<0>" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe_0" (SFF) removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mcount_load_count_xor<1>11" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Result<1>1" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_1" (SFF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count<1>" is sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count_pipe_1" (SFF) removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mcount_load_count_xor<0>11_INV_0" (BUF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Result<0>1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mcount_load_count_val" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/sync_update/data_sync1" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter[5]_GND_50_o_equal_14_o1" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcastaddressmatch_int" (SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcastaddressmatch_int" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcastaddressmatch" (SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Reset_OR_DriverANDClockEnable" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<6>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<5>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<4>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<3>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<2>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<1>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/load_count[2]_pause_addr[7]_wide_mux_27_OUT<0>" is sourceless and has
been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_match" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_match_glue_set" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_match_glue_set" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_match" (SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_byte_match_rx_data[7]_MUX_938_o" is sourceless and has been
removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_byte_match" (SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_byte_match" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n083311" (ROM)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VA
LID_GND_37_o_MUX_474_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VA
LID" (FF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VA
LID" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID
_GND_37_o_MUX_479_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID
_GND_37_o_MUX_479_o" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID
" (FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_GND_37_
o_MUX_514_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH" (FF)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_EN
ABLE_GND_37_o_MUX_324_o" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_G
ND_37_o_MUX_320_o" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_
37_o_MUX_316_o" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH
_FCS" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH
_FCS_rstpot1" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH
_FCS_rstpot1" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH
_FCS" (FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GN
D_28_o_Mux_26_o11" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_M
ATCH_GND_37_o_MUX_503_o_SW0" (ROM) removed.
  The signal "infra/eth/mac/N20" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_M
ATCH_GND_37_o_MUX_503_o" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_M
ATCH_GND_37_o_MUX_503_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE3_MATCH_GND_37_o_MUX_501_o1_SW0" (ROM) removed.
  The signal "infra/eth/mac/N22" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE3_MATCH_GND_37_o_MUX_501_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_M
ATCH_GND_37_o_MUX_501_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE2_MATCH_GND_37_o_MUX_499_o1_SW0" (ROM) removed.
  The signal "infra/eth/mac/N24" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE2_MATCH_GND_37_o_MUX_499_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_M
ATCH_GND_37_o_MUX_499_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE1_MATCH_GND_37_o_MUX_497_o1_SW0" (ROM) removed.
  The signal "infra/eth/mac/N28" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BY
TE1_MATCH_GND_37_o_MUX_497_o1" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_M
ATCH_GND_37_o_MUX_497_o" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot
" (ROM) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot
" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA" (FF)
removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb81" is sourceless and has been removed.
The signal "infra/eth/mac/N158" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_byte_match_rx_data[7]_MUX_938_o<7>" (ROM) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue
_set" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/update_pause_ad_sync_reg_rstpot" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/update_pause_ad_sync_reg" (FF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/update_pause_ad_sync_reg" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Mcount_load_count_val1" (ROM) removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/update_pause_ad_sync_reg_rstpot" (ROM) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TY
PE_ERR_rstpot1" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TY
PE_ERR" (FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTIC
S_VALID_rstpot1" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTIC
S_VALID" (FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1"
is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rst
pot" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT"
(FF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rst
pot" (ROM) removed.
The signal "infra/eth/mac/N183" is sourceless and has been removed.
The signal "infra/eth/mac/N235" is sourceless and has been removed.
The signal "infra/eth/mac/N236" is sourceless and has been removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_
PIPE_13" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13
1" (FF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13
1" is sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13
11" (ROM) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13
11" is sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13
" (SFF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTO
R_22" is sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22"
(FF) removed.
The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1" is
sourceless and has been removed.
 Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2"
(SFF) removed.
  The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2" is
sourceless and has been removed.
   Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3"
(SFF) removed.
    The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3" is
sourceless and has been removed.
     Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4"
(SFF) removed.
      The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4" is
sourceless and has been removed.
       Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5"
(SFF) removed.
        The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5" is
sourceless and has been removed.
         Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6"
(SFF) removed.
          The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6" is
sourceless and has been removed.
           Sourceless block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7"
(SFF) removed.
            The signal
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7" is
sourceless and has been removed.
The signal "infra/clocks/clko_200" is sourceless and has been removed.
The signal "ttc/clk160" is sourceless and has been removed.
 Sourceless block "ttc/clocks/rsto_160_r" (FF) removed.
  The signal "ttc/clocks/rsto_160_r" is sourceless and has been removed.
The signal
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is sourceless and has
been removed.
 Sourceless block
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM) removed.
The signal "ttc/clocks/clk160_u" is sourceless and has been removed.
 Sourceless block "ttc/clocks/bufg_160" (CKBUF) removed.
The signal "ttc/clocks/clk120_u" is sourceless and has been removed.
 Sourceless block "ttc/clocks/bufg_120" (CKBUF) removed.
  The signal "ttc/clocks/clk120_i" is sourceless and has been removed.
   Sourceless block "ttc/clocks/rsto_120_r" (FF) removed.
    The signal "ttc/clocks/rsto_120_r" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<31>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<30>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<29>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<28>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<27>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<26>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<25>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<24>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<23>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<22>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<21>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<20>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<19>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<18>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<17>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<16>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<15>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<14>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<13>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<12>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<11>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<10>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<9>" is sourceless and has been removed.
The signal "payload/lut_gen[0].lut_i/q<8>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<31>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<30>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<29>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<28>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<27>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<26>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<25>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<24>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<23>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<22>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<21>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<20>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<19>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<18>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<17>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<16>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<15>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<14>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<13>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<12>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<11>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<10>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<9>" is sourceless and has been removed.
The signal "payload/lut_gen[1].lut_i/q<8>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<31>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<30>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<29>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<28>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<27>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<26>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<25>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<24>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<23>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<22>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<21>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<20>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<19>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<18>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<17>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<16>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<15>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<14>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<13>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<12>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<11>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<10>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<9>" is sourceless and has been removed.
The signal "payload/lut_gen[2].lut_i/q<8>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<31>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<30>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<29>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<28>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<27>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<26>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<25>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<24>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<23>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<22>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<21>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<20>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<19>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<18>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<17>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<16>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<15>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<14>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<13>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<12>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<11>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<10>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<9>" is sourceless and has been removed.
The signal "payload/lut_gen[3].lut_i/q<8>" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ebi_a_7_OBUF" is unused and has been removed.
The signal "ebi_a<7>" is unused and has been removed.
 Unused block "ebi_a_7_OBUF" (BUF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/XST_VCC" (ONE) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/XST_GND"
(ZERO) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/rxpolarity_0" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/rxpolarity_1" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/rxpolarity_2" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/rxpolarity_3" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/sync_pulse_inst/XST_VCC" (ONE)
removed.
Unused block "datapath/mgt/qgen[0].quad/quad/txpolarity_0" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/txpolarity_1" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/txpolarity_2" (FF) removed.
Unused block "datapath/mgt/qgen[0].quad/quad/txpolarity_3" (FF) removed.
Unused block "ebi_a<7>" (PAD) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GN
D_28_o_Mux_26_o111" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0172_inv1" (ROM)
removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv1" (ROM)
removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ALIGNMENT_ERR_REG" (FF)
removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSM
ATCH" (SRL16E) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TY
PE_ERR_rstpot1" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BO
UNDS_ERR" (SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTIC
S_VALID_rstpot1" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_0" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_1" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_10" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_11" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_12" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_13" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_2" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_3" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_4" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_5" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_6" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_7" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_8" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTIC
S_LENGTH_9" (FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTO
R_22" (SRLC16E) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0"
(FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1"
(FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19"
(FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21"
(FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL" (SRL16E)
removed.
Unused block "infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS"
(FF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2
_rstpot_SW0" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_TX_STAT
US_VALID_GND_37_o_MUX_474_o11" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_SCSH_GN
D_37_o_MUX_514_o11" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_
PIPE_13" (SRLC16E) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3"
(SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/broadcast_byte_match_rx_data[7]_MUX_938_o<7>_SW0" (ROM) removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/SRL16E"
(SRL16E) removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/VCC" (ONE)
removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/SRL16E"
(SRL16E) removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/VCC"
(ONE) removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG2" (FF)
removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_0" (SFF)
removed.
Unused block
"infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1
_AND_125_o_SW0" (ROM) removed.
Unused block "infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE"
(FF) removed.
Unused block "infra/eth/phy/transceiver_inst/XST_GND" (ZERO) removed.
Unused block
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/dat
a_sync" (FF) removed.
Unused block
"infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/dat
a_sync" (FF) removed.
Unused block "infra/eth/phy/transceiver_inst/reclock_rxreset/XST_GND" (ZERO)
removed.
Unused block "infra/eth/phy/transceiver_inst/reclock_txreset/XST_GND" (ZERO)
removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val
1" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/Reset_OR_DriverANDClockEnable1" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[0].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[1].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[2].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[3].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[4].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[5].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[6].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/byte_wide_ram[7].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter[5]_GND_50_o_equal_14_o11" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_0_1" (SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_1_1" (SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/counter_2_1" (SFF) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_address[0].LUT3_special_pause_inst" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_address[6].LUT3_special_pause_inst" (ROM) removed.
Unused block
"infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filte
r_inst/special_pause_match_comb82" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		ctrl/XST_VCC
GND 		ctrl/i2c_bot/i2c/bit_controller/XST_GND
VCC 		ctrl/i2c_bot/i2c/bit_controller/XST_VCC
GND 		ctrl/i2c_clk/i2c/bit_controller/XST_GND
VCC 		ctrl/i2c_clk/i2c/bit_controller/XST_VCC
GND 		ctrl/i2c_top/i2c/bit_controller/XST_GND
VCC 		ctrl/i2c_top/i2c/bit_controller/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].rxbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[1].txbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[2].txbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/derand/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/derand/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/mux/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/mux/XST_VCC
GND 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/rxbuf/XST_GND
VCC 		datapath/buffers/qgen[0].cgen.chan_gen[3].txbuf/rxbuf/XST_VCC
GND 		datapath/cnt/XST_GND
VCC 		datapath/cnt/XST_VCC
GND 		datapath/cnt/qgen[0].bunch/XST_GND
VCC 		datapath/cnt/qgen[0].bunch/XST_VCC
GND 		datapath/cnt/qgen[0].delay/XST_GND
VCC 		datapath/cnt/qgen[0].delay/XST_VCC
GND 		datapath/cnt/qgen[0].dreg/r_gen[0].rsync/XST_GND
VCC 		datapath/cnt/qgen[0].dreg/r_gen[0].rsync/XST_VCC
GND 		datapath/mgt/XST_GND
VCC 		datapath/mgt/XST_VCC
VCC 		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gt0_usrclk_source/XST_
VCC
GND 		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/XST_GND
VCC 		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/cpllresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/cpllresetfsm_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_cpll_lock_bridge/XST_VCC
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_2
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_2
   optimized to 0
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_rx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/inst_tx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/rxresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/rxresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/txresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[0].gth_transceiver_i/txresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/cpllresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/cpllresetfsm_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_cpll_lock_bridge/XST_VCC
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_2
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_2
   optimized to 0
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_rx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/inst_tx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/rxresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/rxresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/txresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[1].gth_transceiver_i/txresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/cpllresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/cpllresetfsm_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_cpll_lock_bridge/XST_VCC
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_2
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_2
   optimized to 0
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_rx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/inst_tx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/rxresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/rxresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/txresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[2].gth_transceiver_i/txresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/cpllresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/cpllresetfsm_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_cpll_lock_bridge/XST_VCC
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_agc_hold_sync/shift_2
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output
   optimized to 0
LUT4
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/output_rstpot
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_0
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_1
   optimized to 0
FD
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_dfe_lf_hold_sync/shift_2
   optimized to 0
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_rx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/inst_tx_reset_oneshot/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/rxresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/rxresetfsm_inst/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/txresetfsm_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instan
ces[3].gth_transceiver_i/txresetfsm_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/inst_qpll_l
ock_bridge/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfs
m_inst/XST_GND
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/qpllresetfs
m_inst/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].txusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[1].rxusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[1].txusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[2].rxusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[2].txusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[3].rxusrrst_syn
c/XST_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[3].txusrrst_syn
c/XST_VCC
GND 		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rx_crc/XST_GND
VCC 		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rx_crc/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/rx_buf/XST
_GND
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/rx_buf/XST
_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_
cdc/XST_VCC
GND 		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rx_crc/XST_GND
VCC 		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rx_crc/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/XST
_GND
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/XST
_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/sync_loss_
cdc/XST_VCC
GND 		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rx_crc/XST_GND
VCC 		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rx_crc/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/XST
_GND
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/XST
_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/sync_loss_
cdc/XST_VCC
GND 		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rx_crc/XST_GND
VCC 		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rx_crc/XST_VCC
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/XST_GND
GND
		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/XST
_GND
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/XST
_VCC
VCC
		datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/sync_loss_
cdc/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[10].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[10].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[12].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[12].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[14].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[14].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[4].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[4].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[6].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[6].rsync/XST_VCC
GND 		datapath/mgt/qgen[0].quad/reg/r_gen[8].rsync/XST_GND
VCC 		datapath/mgt/qgen[0].quad/reg/r_gen[8].rsync/XST_VCC
GND 		datapath/mgt/rxdata_simple_cdc_ctrl_inst/XST_GND
VCC 		datapath/mgt/rxdata_simple_cdc_ctrl_inst/XST_VCC
VCC 		infra/XST_VCC
GND 		infra/clocks/XST_GND
VCC 		infra/clocks/XST_VCC
GND 		infra/clocks/clkdiv/XST_GND
VCC 		infra/clocks/clkdiv/XST_VCC
GND 		infra/eth/XST_GND
VCC 		infra/eth/XST_VCC
LUT3 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ1
   optimized to 0
FD 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_T
X
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT101
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT102
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT104
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT121
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT122
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT123
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT124
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT141
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT142
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT143
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT144
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT161
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT162
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT163
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT191
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT33
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT51
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT52
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT53
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT71
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT72
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT73
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_G
ND_28_o_wide_mux_25_OUT74
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_2
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_3
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_4
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_5
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_6
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_7
   optimized to 0
FD 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET
_GND_31_o_MUX_237_o121
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_VLAN_ENABLE_OUT1
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_syn
c
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_syn
c_reg
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_syn
c
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_syn
c_reg
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_syn
c
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_syn
c_reg
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_syn
c
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_syn
c_reg
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early
_underrun_glue_set_SW1
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignor
e_packet_glue_set_SW0
   optimized to 0
FDR
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_st
ate_FSM_FFd5
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_st
ate_FSM_FFd5-In1
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_st
ate_FSM_FFd7-In_SW0
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENA
BLE_PWR_48_o_AND_410_o<0>
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENA
BLE_PWR_48_o_AND_410_o<0>_SW0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MAT
CH_0
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
0
   optimized to 0
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
1
   optimized to 1
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
10
   optimized to 1
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
11
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
12
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
13
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
14
   optimized to 0
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
2
   optimized to 1
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
3
   optimized to 1
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
4
   optimized to 0
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
5
   optimized to 1
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
6
   optimized to 1
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
7
   optimized to 1
FDSE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
8
   optimized to 1
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_
9
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT101
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT111
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT121
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT131
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT141
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT151
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT16
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT21
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT31
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT41
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT51
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT61
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT71
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT81
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_42_o_MAX_FRAM
E_LENGTH[14]_mux_2_OUT91
   optimized to 1
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_77_o1
   optimized to 1
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN
   optimized to 0
FDRE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE
   optimized to 0
FDR 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glu
e_set
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_37_o_GND_37
_o_sub_12_OUT<3>1
   optimized to 1
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_
0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_
1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6
   optimized to 0
FDRE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_E
NABLE
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_0
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_11
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_12
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_13
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_14
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_4
   optimized to 0
FDE
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_L
ENGTH_9
   optimized to 0
FDE 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_IFG_DE
L_EN_GND_37_o_MUX_320_o11
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_ENABLE_GND_37_o_MUX_324_o11
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT101
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT111
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT121
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT131
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT141
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT151
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT16
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT21
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT31
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT41
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT51
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT61
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT71
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT81
   optimized to 1
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FR
AME_LENGTH[14]_GND_37_o_mux_7_OUT91
   optimized to 1
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_VLAN_E
N_GND_37_o_MUX_316_o11
   optimized to 0
INV
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<2>11_INV_0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<4>11
   optimized to 1
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<5>11
   optimized to 1
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<6>11
   optimized to 1
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<7>1
   optimized to 1
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<7>111
   optimized to 0
LUT2
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_37_o_G
ND_37_o_sub_12_OUT<7:0>_xor<7>1_SW0
   optimized to 0
LUT4
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_Driver
ANDClockEnable331
   optimized to 1
LUT6 		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n082421
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT11
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT12
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT13
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT21
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT22
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT23
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT31
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT32
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT33
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT41
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT42
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT43
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT51
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT52
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT53
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT61
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT62
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT63
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT71
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT72
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT73
   optimized to 0
LUT6
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83_F
   optimized to 0
LUT5
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83_G
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_0
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_1
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_2
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_3
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_4
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_5
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/load_wr_data_6
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/special_pause_address[2].LUT3_special_pause_inst
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/special_pause_address[3].LUT3_special_pause_inst
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/special_pause_address[4].LUT3_special_pause_inst
   optimized to 0
LUT3
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/special_pause_address[5].LUT3_special_pause_inst
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/sync_update/data_sync
   optimized to 0
FD
		infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filt
er_inst/sync_update/data_sync_reg
   optimized to 0
GND 		infra/eth/mac/XST_GND
VCC 		infra/eth/mac/XST_VCC
GND 		infra/eth/phy/XST_GND
VCC 		infra/eth/phy/XST_VCC
FDR
		infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_1
   optimized to 0
FDR
		infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_2
   optimized to 0
FDR
		infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_3
   optimized to 0
LUT2
		infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1_ISOLA
TE_AND_182_o_SW0
   optimized to 0
GND 		infra/eth/phy/gig_eth_pcs_pma_core/XST_GND
VCC 		infra/eth/phy/gig_eth_pcs_pma_core/XST_VCC
GND 		infra/eth/phy/transceiver_inst/gtwizard_inst/XST_GND
VCC 		infra/eth/phy/transceiver_inst/gtwizard_inst/XST_VCC
GND 		infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/XST_GND
VCC 		infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/XST_VCC
GND 		infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/XST_GND
VCC 		infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/XST_VCC
GND
		infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/XST_GND
VCC
		infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/XST_VCC
GND
		infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwiz
ard_v2_5_gbe_gth_i/XST_GND
VCC
		infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwiz
ard_v2_5_gbe_gth_i/XST_VCC
VCC
		infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwiz
ard_v2_5_gbe_gth_i/gtrxreset_seq_i/XST_VCC
GND 		infra/eth/phy/transceiver_inst/reclock_encommaalign/XST_GND
FD 		infra/eth/phy/transceiver_inst/rxpowerdown
   optimized to 0
FDRE 		infra/eth/phy/transceiver_inst/rxpowerdown_double
   optimized to 0
FDR 		infra/eth/phy/transceiver_inst/rxpowerdown_reg
   optimized to 0
FD 		infra/eth/phy/transceiver_inst/txpowerdown
   optimized to 0
FDR 		infra/eth/phy/transceiver_inst/txpowerdown_double
   optimized to 0
FDR 		infra/eth/phy/transceiver_inst/txpowerdown_reg
   optimized to 0
VCC 		infra/ipbus/XST_VCC
GND 		infra/ipbus/stretch_rx/clkdiv/XST_GND
VCC 		infra/ipbus/stretch_rx/clkdiv/XST_VCC
GND 		infra/ipbus/stretch_tx/clkdiv/XST_GND
VCC 		infra/ipbus/stretch_tx/clkdiv/XST_VCC
GND 		infra/ipbus/trans/iface/XST_GND
VCC 		infra/ipbus/trans/iface/XST_VCC
GND 		infra/ipbus/trans/sm/XST_GND
VCC 		infra/ipbus/trans/sm/XST_VCC
GND 		infra/ipbus/udp_if/RARP_block/XST_GND
VCC 		infra/ipbus/udp_if/RARP_block/XST_VCC
GND 		infra/ipbus/udp_if/XST_GND
GND 		infra/ipbus/udp_if/internal_ram/XST_GND
VCC 		infra/ipbus/udp_if/internal_ram/XST_VCC
GND 		infra/ipbus/udp_if/ipbus_rx_ram/XST_GND
VCC 		infra/ipbus/udp_if/ipbus_rx_ram/XST_VCC
GND 		infra/ipbus/udp_if/ipbus_tx_ram/XST_GND
VCC 		infra/ipbus/udp_if/ipbus_tx_ram/XST_VCC
GND 		infra/ipbus/udp_if/payload/XST_GND
VCC 		infra/ipbus/udp_if/payload/XST_VCC
GND 		infra/ipbus/udp_if/ping/XST_GND
VCC 		infra/ipbus/udp_if/ping/XST_VCC
GND 		infra/ipbus/udp_if/rx_byte_sum/XST_GND
VCC 		infra/ipbus/udp_if/rx_packet_parser/XST_VCC
GND 		infra/ipbus/udp_if/status_buffer/XST_GND
VCC 		infra/ipbus/udp_if/status_buffer/XST_VCC
GND 		infra/ipbus/udp_if/tx_byte_sum/XST_GND
GND 		infra/ipbus/udp_if/tx_main/XST_GND
VCC 		infra/ipbus/udp_if/tx_main/XST_VCC
GND 		infra/ipbus/udp_if/tx_transactor/XST_GND
VCC 		infra/ipbus/udp_if/tx_transactor/XST_VCC
GND 		mezz_inst/XST_GND
VCC 		mezz_inst/XST_VCC
GND 		payload/XST_GND
GND 		payload/lut_gen[0].lut_i/XST_GND
VCC 		payload/lut_gen[0].lut_i/XST_VCC
GND 		payload/lut_gen[1].lut_i/XST_GND
VCC 		payload/lut_gen[1].lut_i/XST_VCC
GND 		payload/lut_gen[2].lut_i/XST_GND
VCC 		payload/lut_gen[2].lut_i/XST_VCC
GND 		payload/lut_gen[3].lut_i/XST_GND
VCC 		payload/lut_gen[3].lut_i/XST_VCC
VCC 		readout/roc/XST_VCC
GND 		ttc/clocks/XST_GND
VCC 		ttc/clocks/XST_VCC
GND 		ttc/ctr/XST_GND
VCC 		ttc/ctr/XST_VCC
GND 		ttc/hist/XST_GND
GND
		ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/
gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
VCC
		ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/
gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_VCC
GND 		ttc/hist/fifo/XST_GND
VCC 		ttc/hist/fifo/XST_VCC
GND 		ttc/ttccmd/XST_GND
VCC 		ttc/ttccmd/XST_VCC
GND 		ttc/ttccmd/decode/XST_GND
VCC 		ttc/ttccmd/decode/XST_VCC
GND 		ttc/ttcctr/XST_GND
VCC 		ttc/ttcctr/XST_VCC
GND 		ttc/ttcctr/bctr/XST_GND
VCC 		ttc/ttcctr/bctr/XST_VCC
GND 		ttc/ttcctr/ctrdel/XST_GND
VCC 		ttc/ttcctr/ctrdel/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk40_in_n                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| clk40_in_p                         | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| clk_cntrl<0>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<1>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<2>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<3>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<4>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<5>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<6>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<7>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<8>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<9>                       | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<10>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<11>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<12>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<13>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<14>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<15>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<16>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| clk_cntrl<17>                      | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| ebi_a<1>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<2>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<3>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<4>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<5>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<6>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<8>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<9>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<10>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<11>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<12>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<13>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<14>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<15>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_a<16>                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_nrd                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| ebi_nwe                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| eth_clkn                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| eth_clkp                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| eth_rxn                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| eth_rxp                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| eth_txn                            | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| eth_txp                            | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<4>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<5>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<6>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<7>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<8>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<9>                            | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<10>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| leds<11>                           | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| mezz_n<0>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<1>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<2>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<3>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<4>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<5>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<6>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<7>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<8>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<9>                          | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<10>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<11>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<12>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<13>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<14>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<15>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<16>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<17>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<18>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<19>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<20>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<21>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<22>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<23>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<24>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<25>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<26>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<27>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<28>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_n<29>                         | IOB18S           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<0>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<1>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<2>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<3>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<4>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<5>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<6>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<7>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<8>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<9>                          | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<10>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<11>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<12>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<13>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<14>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<15>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<16>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<17>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<18>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<19>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<20>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<21>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<22>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<23>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<24>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<25>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<26>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<27>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<28>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| mezz_p<29>                         | IOB18M           | OUTPUT    | LVDS                 |       |          |      |              |          |          |
| minipod_bot_rst_b                  | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| minipod_bot_scl                    | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| minipod_bot_sda_i                  | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| minipod_bot_sda_o                  | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| minipod_top_rst_b                  | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| minipod_top_scl                    | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| minipod_top_sda_i                  | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| minipod_top_sda_o                  | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| refclkn<0>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<1>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<2>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<3>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<4>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<5>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<6>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkn<7>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<0>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<1>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<2>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<3>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<4>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<5>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<6>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| refclkp<7>                         | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxn<0>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxn<1>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxn<2>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxn<3>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxp<0>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxp<1>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxp<2>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| rxp<3>                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| si5326_int                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| si5326_lol                         | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| si5326_rst                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| si5326_scl                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| si5326_sda                         | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW |              |          |          |
| ttc_in_n                           | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| ttc_in_p                           | IOB18            | INPUT     | LVDS                 | TRUE  |          |      | IDDR         |          |          |
| txn<0>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txn<1>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txn<2>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txn<3>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txp<0>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txp<1>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txp<2>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txp<3>                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter
_inst_resync_promiscuous_mode
infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter
_inst_resync_promiscuous_mode_resync_promiscuous_mode
infra/eth/phy/gig_eth_pcs_pma_core/hset 

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "ctrl"
  No COMPRESSION specified for Area Group "ctrl"
  RANGE: DSP48_X7Y180:DSP48_X17Y199
  RANGE: RAMB18_X7Y180:RAMB18_X14Y199
  RANGE: RAMB36_X7Y90:RAMB36_X14Y99
  RANGE: SLICE_X106Y450:SLICE_X221Y499
  Slice Logic Utilization:
    Number of Slice Registers:           5,447 out of 46,400   11%
    Number of Slice LUTs:                4,592 out of 23,200   19%
      Number used as logic:              4,555
      Number used as Memory:                37
  Slice Logic Distribution:
    Number of occupied Slices:           1,768 out of  5,800   30%
    Number of LUT Flip Flop pairs used:  5,685
      Number with an unused Flip Flop:   1,373 out of  5,685   24%
      Number with an unused LUT:           775 out of  5,685   13%
      Number of fully used LUT-FF pairs: 3,537 out of  5,685   62%
  IO Utilization:
    Number of bonded IOBs:                   4
  Number of RAMB36E1/FIFO36E1s:             19 out of     80   23%
    Number using RAMB36E1 only:             19
    Number using FIFO36E1 only:              0
  Number of RAMB18E1/FIFO18E1s:              1 out of    160    1%
    Number using RAMB18E1 only:              1
    Number using FIFO18E1 only:              0
  Number of BUFG/BUFGCTRLs:                  6
    Number using BUFGs:                      6
    Number using BUFGCTRLs:                  0
  Number of BUFHCE:                          4
  Number of GTHE2_COMMON:                    1
  Number of IBUFDS_GTE2:                     1
  Number of ILOGICE2:                        1
  Number of MMCME2_ADV:                      3
  Number of OLOGICE2:                        3

Area Group "payload"
  No COMPRESSION specified for Area Group "payload"
  RANGE: RAMB18_X2Y0:RAMB18_X12Y179
  RANGE: RAMB36_X2Y0:RAMB36_X12Y89
  RANGE: SLICE_X24Y0:SLICE_X191Y449
  Slice Logic Utilization:
    Number of Slice Registers:               4 out of 595,200    1%
    Number of Slice LUTs:                   43 out of 297,600    1%
      Number used as logic:                 43
  Slice Logic Distribution:
    Number of occupied Slices:              20 out of 74,400    1%
    Number of LUT Flip Flop pairs used:     43
      Number with an unused Flip Flop:      39 out of     43   90%
      Number with an unused LUT:             0 out of     43    0%
      Number of fully used LUT-FF pairs:     4 out of     43    9%
  Number of RAMB36E1/FIFO36E1s:              4 out of    990    1%
    Number using RAMB36E1 only:              4
    Number using FIFO36E1 only:              0

Area Group "quad_x0y0"
  No COMPRESSION specified for Area Group "quad_x0y0"
  RANGE: RAMB18_X0Y0:RAMB18_X1Y19
  RANGE: SLICE_X0Y0:SLICE_X23Y49
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               9 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     23
      Number with an unused Flip Flop:       0 out of     23    0%
      Number with an unused LUT:            10 out of     23   43%
      Number of fully used LUT-FF pairs:    13 out of     23   56%

Area Group "quad_x0y1"
  No COMPRESSION specified for Area Group "quad_x0y1"
  RANGE: RAMB18_X0Y20:RAMB18_X1Y39
  RANGE: SLICE_X0Y50:SLICE_X23Y99
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     18
      Number with an unused Flip Flop:       0 out of     18    0%
      Number with an unused LUT:             0 out of     18    0%
      Number of fully used LUT-FF pairs:    18 out of     18  100%

Area Group "quad_x0y2"
  No COMPRESSION specified for Area Group "quad_x0y2"
  RANGE: RAMB18_X0Y40:RAMB18_X1Y59
  RANGE: SLICE_X0Y100:SLICE_X23Y149
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x0y3"
  No COMPRESSION specified for Area Group "quad_x0y3"
  RANGE: RAMB18_X0Y60:RAMB18_X1Y79
  RANGE: SLICE_X0Y150:SLICE_X23Y199
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               6 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     22
      Number with an unused Flip Flop:       0 out of     22    0%
      Number with an unused LUT:             8 out of     22   36%
      Number of fully used LUT-FF pairs:    14 out of     22   63%

Area Group "quad_x0y4"
  No COMPRESSION specified for Area Group "quad_x0y4"
  RANGE: RAMB18_X0Y80:RAMB18_X1Y99
  RANGE: SLICE_X0Y200:SLICE_X23Y249
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               7 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     28
      Number with an unused Flip Flop:       0 out of     28    0%
      Number with an unused LUT:            20 out of     28   71%
      Number of fully used LUT-FF pairs:     8 out of     28   28%

Area Group "quad_x0y5"
  No COMPRESSION specified for Area Group "quad_x0y5"
  RANGE: RAMB18_X0Y100:RAMB18_X1Y119
  RANGE: SLICE_X0Y250:SLICE_X23Y299
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               6 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     22
      Number with an unused Flip Flop:       0 out of     22    0%
      Number with an unused LUT:             8 out of     22   36%
      Number of fully used LUT-FF pairs:    14 out of     22   63%

Area Group "quad_x0y6"
  No COMPRESSION specified for Area Group "quad_x0y6"
  RANGE: RAMB18_X0Y120:RAMB18_X1Y139
  RANGE: SLICE_X0Y300:SLICE_X23Y349
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x0y7"
  No COMPRESSION specified for Area Group "quad_x0y7"
  RANGE: RAMB18_X0Y140:RAMB18_X1Y159
  RANGE: SLICE_X0Y350:SLICE_X23Y399
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x0y8"
  No COMPRESSION specified for Area Group "quad_x0y8"
  RANGE: RAMB18_X0Y160:RAMB18_X1Y179
  RANGE: SLICE_X0Y400:SLICE_X23Y449
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of  9,600    1%
  Slice Logic Distribution:
    Number of occupied Slices:               8 out of  1,200    1%
    Number of LUT Flip Flop pairs used:     29
      Number with an unused Flip Flop:       0 out of     29    0%
      Number with an unused LUT:            22 out of     29   75%
      Number of fully used LUT-FF pairs:     7 out of     29   24%

Area Group "quad_x1y0"
  No COMPRESSION specified for Area Group "quad_x1y0"
  RANGE: RAMB18_X13Y0:RAMB18_X14Y19
  RANGE: SLICE_X192Y0:SLICE_X221Y49
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 12,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:              11 out of  1,500    1%
    Number of LUT Flip Flop pairs used:     24
      Number with an unused Flip Flop:       0 out of     24    0%
      Number with an unused LUT:            12 out of     24   50%
      Number of fully used LUT-FF pairs:    12 out of     24   50%

Area Group "quad_x1y1"
  No COMPRESSION specified for Area Group "quad_x1y1"
  RANGE: RAMB18_X14Y20:RAMB18_X14Y39,RAMB18_X13Y20:RAMB18_X13Y29
  RANGE: SLICE_X192Y50:SLICE_X221Y99
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 10,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,250    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x1y2"
  No COMPRESSION specified for Area Group "quad_x1y2"
  RANGE: RAMB18_X14Y40:RAMB18_X14Y59,RAMB18_X13Y50:RAMB18_X13Y59
  RANGE: SLICE_X192Y100:SLICE_X221Y149
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 10,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,250    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x1y3"
  No COMPRESSION specified for Area Group "quad_x1y3"
  RANGE: RAMB18_X13Y60:RAMB18_X14Y79
  RANGE: SLICE_X192Y150:SLICE_X221Y199
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 12,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,500    1%
    Number of LUT Flip Flop pairs used:     20
      Number with an unused Flip Flop:       0 out of     20    0%
      Number with an unused LUT:             4 out of     20   20%
      Number of fully used LUT-FF pairs:    16 out of     20   80%

Area Group "quad_x1y4"
  No COMPRESSION specified for Area Group "quad_x1y4"
  RANGE: RAMB18_X14Y80:RAMB18_X14Y99,RAMB18_X13Y80:RAMB18_X13Y89
  RANGE: SLICE_X192Y200:SLICE_X221Y249
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 10,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,250    1%
    Number of LUT Flip Flop pairs used:     20
      Number with an unused Flip Flop:       0 out of     20    0%
      Number with an unused LUT:             4 out of     20   20%
      Number of fully used LUT-FF pairs:    16 out of     20   80%

Area Group "quad_x1y5"
  No COMPRESSION specified for Area Group "quad_x1y5"
  RANGE: RAMB18_X14Y100:RAMB18_X14Y119,RAMB18_X13Y110:RAMB18_X13Y119
  RANGE: SLICE_X192Y250:SLICE_X221Y299
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 10,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               5 out of  1,250    1%
    Number of LUT Flip Flop pairs used:     20
      Number with an unused Flip Flop:       0 out of     20    0%
      Number with an unused LUT:             4 out of     20   20%
      Number of fully used LUT-FF pairs:    16 out of     20   80%

Area Group "quad_x1y6"
  No COMPRESSION specified for Area Group "quad_x1y6"
  RANGE: RAMB18_X13Y120:RAMB18_X14Y139
  RANGE: SLICE_X192Y300:SLICE_X221Y349
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 12,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               6 out of  1,500    1%
    Number of LUT Flip Flop pairs used:     19
      Number with an unused Flip Flop:       0 out of     19    0%
      Number with an unused LUT:             2 out of     19   10%
      Number of fully used LUT-FF pairs:    17 out of     19   89%

Area Group "quad_x1y7"
  No COMPRESSION specified for Area Group "quad_x1y7"
  RANGE: RAMB18_X14Y140:RAMB18_X14Y159,RAMB18_X13Y140:RAMB18_X13Y149
  RANGE: SLICE_X192Y350:SLICE_X221Y399
  Slice Logic Utilization:
    Number of Slice Registers:              36 out of 10,000    1%
  Slice Logic Distribution:
    Number of occupied Slices:               9 out of  1,250    1%
    Number of LUT Flip Flop pairs used:     24
      Number with an unused Flip Flop:       0 out of     24    0%
      Number with an unused LUT:            12 out of     24   50%
      Number of fully used LUT-FF pairs:    12 out of     24   50%

Area Group "quad_x1y8"
  No COMPRESSION specified for Area Group "quad_x1y8"
  RANGE: RAMB18_X14Y160:RAMB18_X14Y179,RAMB18_X13Y170:RAMB18_X13Y179
  RANGE: SLICE_X192Y400:SLICE_X221Y449
  Slice Logic Utilization:
    Number of Slice Registers:           3,924 out of 10,000   39%
    Number of Slice LUTs:                4,890 out of  5,000   97%
      Number used as logic:              4,869
      Number used as Memory:                21
  Slice Logic Distribution:
    Number of occupied Slices:           1,250 out of  1,250  100%
    Number of LUT Flip Flop pairs used:  4,967
      Number with an unused Flip Flop:   1,317 out of  4,967   26%
      Number with an unused LUT:            34 out of  4,967    1%
      Number of fully used LUT-FF pairs: 3,616 out of  4,967   72%
  Number of RAMB18E1/FIFO18E1s:             28 out of     30   93%
    Number using RAMB18E1 only:             28
    Number using FIFO18E1 only:              0
  Number of BUFHCE:                          5

Area Group "readout"
  No COMPRESSION specified for Area Group "readout"
  RANGE: DSP48_X0Y180:DSP48_X6Y199
  RANGE: RAMB18_X0Y180:RAMB18_X6Y199
  RANGE: RAMB36_X0Y90:RAMB36_X6Y99
  RANGE: SLICE_X0Y450:SLICE_X105Y499
  Slice Logic Utilization:
    Number of Slice Registers:             105 out of 42,400    1%
    Number of Slice LUTs:                   82 out of 21,200    1%
      Number used as logic:                 82
  Slice Logic Distribution:
    Number of occupied Slices:              63 out of  5,300    1%
    Number of LUT Flip Flop pairs used:    148
      Number with an unused Flip Flop:      54 out of    148   36%
      Number with an unused LUT:            55 out of    148   37%
      Number of fully used LUT-FF pairs:    39 out of    148   26%


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
