
EE_138_Lab_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f24  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000008  20000000  00000f24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000024  20000008  00000f2c  00020008  2**2
                  ALLOC
  3 .stack        00002004  2000002c  00000f50  00020008  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
  6 .debug_info   00003b5c  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004b0  00000000  00000000  00023be5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000001ae  00000000  00000000  00024095  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000078  00000000  00000000  00024243  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000058  00000000  00000000  000242bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000007d9  00000000  00000000  00024313  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000011ac  00000000  00000000  00024aec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005ae21  00000000  00000000  00025c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000230  00000000  00000000  00080abc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
   0:	20002030 	.word	0x20002030
   4:	00000109 	.word	0x00000109
   8:	00000105 	.word	0x00000105
   c:	00000105 	.word	0x00000105
	...
  2c:	00000105 	.word	0x00000105
	...
  38:	00000105 	.word	0x00000105
  3c:	00000105 	.word	0x00000105
  40:	00000105 	.word	0x00000105
  44:	00000105 	.word	0x00000105
  48:	00000105 	.word	0x00000105
  4c:	00000105 	.word	0x00000105
  50:	00000105 	.word	0x00000105
  54:	00000105 	.word	0x00000105
  58:	00000105 	.word	0x00000105
  5c:	00000105 	.word	0x00000105
  60:	00000105 	.word	0x00000105
  64:	00000105 	.word	0x00000105
  68:	00000105 	.word	0x00000105
  6c:	00000105 	.word	0x00000105
  70:	00000105 	.word	0x00000105
  74:	00000105 	.word	0x00000105
  78:	00000105 	.word	0x00000105
  7c:	00000105 	.word	0x00000105
  80:	00000105 	.word	0x00000105
  84:	00000105 	.word	0x00000105
  88:	00000105 	.word	0x00000105
  8c:	00000105 	.word	0x00000105
  90:	00000105 	.word	0x00000105
  94:	00000105 	.word	0x00000105
  98:	00000105 	.word	0x00000105
  9c:	00000105 	.word	0x00000105
  a0:	00000105 	.word	0x00000105

000000a4 <__do_global_dtors_aux>:
  a4:	b510      	push	{r4, lr}
  a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
  a8:	7823      	ldrb	r3, [r4, #0]
  aa:	2b00      	cmp	r3, #0
  ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
  ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
  b0:	2b00      	cmp	r3, #0
  b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
  b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
  b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
  b8:	bf00      	nop
  ba:	2301      	movs	r3, #1
  bc:	7023      	strb	r3, [r4, #0]
  be:	bd10      	pop	{r4, pc}
  c0:	20000008 	.word	0x20000008
  c4:	00000000 	.word	0x00000000
  c8:	00000f24 	.word	0x00000f24

000000cc <frame_dummy>:
  cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
  ce:	b510      	push	{r4, lr}
  d0:	2b00      	cmp	r3, #0
  d2:	d003      	beq.n	dc <frame_dummy+0x10>
  d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
  d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
  d8:	e000      	b.n	dc <frame_dummy+0x10>
  da:	bf00      	nop
  dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
  de:	6803      	ldr	r3, [r0, #0]
  e0:	2b00      	cmp	r3, #0
  e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
  e4:	bd10      	pop	{r4, pc}
  e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
  e8:	2b00      	cmp	r3, #0
  ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
  ec:	4798      	blx	r3
  ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
  f0:	00000000 	.word	0x00000000
  f4:	2000000c 	.word	0x2000000c
  f8:	00000f24 	.word	0x00000f24
  fc:	00000f24 	.word	0x00000f24
 100:	00000000 	.word	0x00000000

00000104 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 104:	e7fe      	b.n	104 <Dummy_Handler>
 106:	46c0      	nop			; (mov r8, r8)

00000108 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
 108:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
 10a:	4b1d      	ldr	r3, [pc, #116]	; (180 <Reset_Handler+0x78>)
 10c:	4a1d      	ldr	r2, [pc, #116]	; (184 <Reset_Handler+0x7c>)
 10e:	429a      	cmp	r2, r3
 110:	d003      	beq.n	11a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
 112:	4b1d      	ldr	r3, [pc, #116]	; (188 <Reset_Handler+0x80>)
 114:	4a1a      	ldr	r2, [pc, #104]	; (180 <Reset_Handler+0x78>)
 116:	429a      	cmp	r2, r3
 118:	d304      	bcc.n	124 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 11a:	4b1c      	ldr	r3, [pc, #112]	; (18c <Reset_Handler+0x84>)
 11c:	4a1c      	ldr	r2, [pc, #112]	; (190 <Reset_Handler+0x88>)
 11e:	429a      	cmp	r2, r3
 120:	d310      	bcc.n	144 <Reset_Handler+0x3c>
 122:	e01e      	b.n	162 <Reset_Handler+0x5a>
 124:	4a1b      	ldr	r2, [pc, #108]	; (194 <Reset_Handler+0x8c>)
 126:	4b18      	ldr	r3, [pc, #96]	; (188 <Reset_Handler+0x80>)
 128:	3303      	adds	r3, #3
 12a:	1a9b      	subs	r3, r3, r2
 12c:	089b      	lsrs	r3, r3, #2
 12e:	3301      	adds	r3, #1
 130:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 132:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 134:	4812      	ldr	r0, [pc, #72]	; (180 <Reset_Handler+0x78>)
 136:	4913      	ldr	r1, [pc, #76]	; (184 <Reset_Handler+0x7c>)
 138:	588c      	ldr	r4, [r1, r2]
 13a:	5084      	str	r4, [r0, r2]
 13c:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 13e:	429a      	cmp	r2, r3
 140:	d1fa      	bne.n	138 <Reset_Handler+0x30>
 142:	e7ea      	b.n	11a <Reset_Handler+0x12>
 144:	4a14      	ldr	r2, [pc, #80]	; (198 <Reset_Handler+0x90>)
 146:	4b11      	ldr	r3, [pc, #68]	; (18c <Reset_Handler+0x84>)
 148:	3303      	adds	r3, #3
 14a:	1a9b      	subs	r3, r3, r2
 14c:	089b      	lsrs	r3, r3, #2
 14e:	3301      	adds	r3, #1
 150:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 152:	2200      	movs	r2, #0
                *pDest++ = 0;
 154:	480e      	ldr	r0, [pc, #56]	; (190 <Reset_Handler+0x88>)
 156:	2100      	movs	r1, #0
 158:	1814      	adds	r4, r2, r0
 15a:	6021      	str	r1, [r4, #0]
 15c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 15e:	429a      	cmp	r2, r3
 160:	d1fa      	bne.n	158 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 162:	4a0e      	ldr	r2, [pc, #56]	; (19c <Reset_Handler+0x94>)
 164:	21ff      	movs	r1, #255	; 0xff
 166:	4b0e      	ldr	r3, [pc, #56]	; (1a0 <Reset_Handler+0x98>)
 168:	438b      	bics	r3, r1
 16a:	6093      	str	r3, [r2, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
 16c:	4a0d      	ldr	r2, [pc, #52]	; (1a4 <Reset_Handler+0x9c>)
 16e:	6851      	ldr	r1, [r2, #4]
 170:	2380      	movs	r3, #128	; 0x80
 172:	430b      	orrs	r3, r1
 174:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
 176:	4b0c      	ldr	r3, [pc, #48]	; (1a8 <Reset_Handler+0xa0>)
 178:	4798      	blx	r3

        /* Branch to main function */
        main();
 17a:	4b0c      	ldr	r3, [pc, #48]	; (1ac <Reset_Handler+0xa4>)
 17c:	4798      	blx	r3
 17e:	e7fe      	b.n	17e <Reset_Handler+0x76>
 180:	20000000 	.word	0x20000000
 184:	00000f24 	.word	0x00000f24
 188:	20000008 	.word	0x20000008
 18c:	2000002c 	.word	0x2000002c
 190:	20000008 	.word	0x20000008
 194:	20000004 	.word	0x20000004
 198:	2000000c 	.word	0x2000000c
 19c:	e000ed00 	.word	0xe000ed00
 1a0:	00000000 	.word	0x00000000
 1a4:	41004000 	.word	0x41004000
 1a8:	00000df9 	.word	0x00000df9
 1ac:	000003c9 	.word	0x000003c9

000001b0 <read_adc>:

int count;
float ans;

float read_adc(void)
{
 1b0:	b510      	push	{r4, lr}
	// start the conversion
		adc -> SWTRIG.reg = 0x2;
 1b2:	4b07      	ldr	r3, [pc, #28]	; (1d0 <read_adc+0x20>)
 1b4:	681a      	ldr	r2, [r3, #0]
 1b6:	2302      	movs	r3, #2
 1b8:	7313      	strb	r3, [r2, #12]
		
	while(!(adc -> INTFLAG.bit.RESRDY));			//wait for conversion to be available
 1ba:	7e13      	ldrb	r3, [r2, #24]
 1bc:	07db      	lsls	r3, r3, #31
 1be:	d5fc      	bpl.n	1ba <read_adc+0xa>
		ans = adc -> RESULT.reg;
 1c0:	8b50      	ldrh	r0, [r2, #26]
 1c2:	b280      	uxth	r0, r0
 1c4:	4b03      	ldr	r3, [pc, #12]	; (1d4 <read_adc+0x24>)
 1c6:	4798      	blx	r3
 1c8:	4b03      	ldr	r3, [pc, #12]	; (1d8 <read_adc+0x28>)
 1ca:	6018      	str	r0, [r3, #0]
	return(ans); 					//insert register where ADC store value
	
}
 1cc:	bd10      	pop	{r4, pc}
 1ce:	46c0      	nop			; (mov r8, r8)
 1d0:	20000004 	.word	0x20000004
 1d4:	00000d41 	.word	0x00000d41
 1d8:	20000028 	.word	0x20000028

000001dc <display>:
}

void display(int n){
	Port *ports = PORT_INSTS;
	PortGroup *porB = &(ports->Group[1]);
	porB -> DIRSET.reg = PORT_PB06 | PORT_PB05 | PORT_PB04 | PORT_PB03 | PORT_PB02 | PORT_PB01 | PORT_PB00;
 1dc:	227f      	movs	r2, #127	; 0x7f
 1de:	4b27      	ldr	r3, [pc, #156]	; (27c <display+0xa0>)
 1e0:	609a      	str	r2, [r3, #8]
		if (n == 0){ // port outputs to display 0 on the 7-segment display
 1e2:	2800      	cmp	r0, #0
 1e4:	d104      	bne.n	1f0 <display+0x14>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05;
 1e6:	3a40      	subs	r2, #64	; 0x40
 1e8:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB06;
 1ea:	3201      	adds	r2, #1
 1ec:	619a      	str	r2, [r3, #24]
 1ee:	e00f      	b.n	210 <display+0x34>
		}
		if (n == 1){
 1f0:	2801      	cmp	r0, #1
 1f2:	d105      	bne.n	200 <display+0x24>
			porB -> OUTCLR.reg = PORT_PB01 | PORT_PB02 ;
 1f4:	4b21      	ldr	r3, [pc, #132]	; (27c <display+0xa0>)
 1f6:	2206      	movs	r2, #6
 1f8:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB00 | PORT_PB03| PORT_PB04 | PORT_PB05 | PORT_PB06;
 1fa:	3273      	adds	r2, #115	; 0x73
 1fc:	619a      	str	r2, [r3, #24]
 1fe:	e00f      	b.n	220 <display+0x44>
		}
		if (n == 2){
 200:	2802      	cmp	r0, #2
 202:	d105      	bne.n	210 <display+0x34>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB03 | PORT_PB04 | PORT_PB06;
 204:	4b1d      	ldr	r3, [pc, #116]	; (27c <display+0xa0>)
 206:	225b      	movs	r2, #91	; 0x5b
 208:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB02 | PORT_PB05;
 20a:	3a37      	subs	r2, #55	; 0x37
 20c:	619a      	str	r2, [r3, #24]
 20e:	e00f      	b.n	230 <display+0x54>
		}
		if (n == 3){
 210:	2803      	cmp	r0, #3
 212:	d105      	bne.n	220 <display+0x44>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB06;
 214:	4b19      	ldr	r3, [pc, #100]	; (27c <display+0xa0>)
 216:	224f      	movs	r2, #79	; 0x4f
 218:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB04 | PORT_PB05;
 21a:	3a1f      	subs	r2, #31
 21c:	619a      	str	r2, [r3, #24]
 21e:	e00f      	b.n	240 <display+0x64>
		}
		if (n == 4){
 220:	2804      	cmp	r0, #4
 222:	d105      	bne.n	230 <display+0x54>
			porB -> OUTCLR.reg = PORT_PB01 | PORT_PB02 | PORT_PB05 | PORT_PB06;
 224:	4b15      	ldr	r3, [pc, #84]	; (27c <display+0xa0>)
 226:	2266      	movs	r2, #102	; 0x66
 228:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB00 | PORT_PB03 | PORT_PB04;
 22a:	3a4d      	subs	r2, #77	; 0x4d
 22c:	619a      	str	r2, [r3, #24]
 22e:	e00f      	b.n	250 <display+0x74>
		}
		if (n == 5){
 230:	2805      	cmp	r0, #5
 232:	d105      	bne.n	240 <display+0x64>
			porB -> OUTSET.reg = PORT_PB01 | PORT_PB04 | PORT_PB07;
 234:	4b11      	ldr	r3, [pc, #68]	; (27c <display+0xa0>)
 236:	2292      	movs	r2, #146	; 0x92
 238:	619a      	str	r2, [r3, #24]
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB02 | PORT_PB03 | PORT_PB05 | PORT_PB06;
 23a:	3a25      	subs	r2, #37	; 0x25
 23c:	615a      	str	r2, [r3, #20]
 23e:	e00f      	b.n	260 <display+0x84>
		}
		if (n == 6){
 240:	2806      	cmp	r0, #6
 242:	d105      	bne.n	250 <display+0x74>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
 244:	4b0d      	ldr	r3, [pc, #52]	; (27c <display+0xa0>)
 246:	227d      	movs	r2, #125	; 0x7d
 248:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB01;
 24a:	3a7b      	subs	r2, #123	; 0x7b
 24c:	619a      	str	r2, [r3, #24]
 24e:	e00d      	b.n	26c <display+0x90>
		}
		if (n == 7){
 250:	2807      	cmp	r0, #7
 252:	d105      	bne.n	260 <display+0x84>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02;
 254:	4b09      	ldr	r3, [pc, #36]	; (27c <display+0xa0>)
 256:	2207      	movs	r2, #7
 258:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
 25a:	3271      	adds	r2, #113	; 0x71
 25c:	619a      	str	r2, [r3, #24]
 25e:	e00c      	b.n	27a <display+0x9e>
		}
		if (n == 8){
 260:	2808      	cmp	r0, #8
 262:	d103      	bne.n	26c <display+0x90>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
 264:	227f      	movs	r2, #127	; 0x7f
 266:	4b05      	ldr	r3, [pc, #20]	; (27c <display+0xa0>)
 268:	615a      	str	r2, [r3, #20]
 26a:	e006      	b.n	27a <display+0x9e>
		}
		if (n == 9){
 26c:	2809      	cmp	r0, #9
 26e:	d104      	bne.n	27a <display+0x9e>
			porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB05 | PORT_PB06;
 270:	4b02      	ldr	r3, [pc, #8]	; (27c <display+0xa0>)
 272:	2267      	movs	r2, #103	; 0x67
 274:	615a      	str	r2, [r3, #20]
			porB -> OUTSET.reg = PORT_PB03 | PORT_PB04;
 276:	3a4f      	subs	r2, #79	; 0x4f
 278:	619a      	str	r2, [r3, #24]
		}
		return;
}
 27a:	4770      	bx	lr
 27c:	41004480 	.word	0x41004480

00000280 <enable_adc_clocks>:

// set up generic clock for ADC
void enable_adc_clocks(void)
{
	PM->APBCMASK.reg |= 1u << 16; 			// PM_APBCMASK_______ is in the ___ position (Page 123)
 280:	4a07      	ldr	r2, [pc, #28]	; (2a0 <enable_adc_clocks+0x20>)
 282:	6a13      	ldr	r3, [r2, #32]
 284:	2180      	movs	r1, #128	; 0x80
 286:	0249      	lsls	r1, r1, #9
 288:	430b      	orrs	r3, r1
 28a:	6213      	str	r3, [r2, #32]
	
	uint32_t temp = 0x17; 			// ID for ADC is 0x17 (see table 14-2) (Page 92)
	temp |= 0<<8; 					// Selection Generic clock generator 0
	GCLK->CLKCTRL.reg = temp; 			// Setup in the CLKCTRL register
 28c:	4b05      	ldr	r3, [pc, #20]	; (2a4 <enable_adc_clocks+0x24>)
 28e:	2217      	movs	r2, #23
 290:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.reg |= 0x1u << 14; 		// enable it.
 292:	8859      	ldrh	r1, [r3, #2]
 294:	2280      	movs	r2, #128	; 0x80
 296:	01d2      	lsls	r2, r2, #7
 298:	430a      	orrs	r2, r1
 29a:	805a      	strh	r2, [r3, #2]
}
 29c:	4770      	bx	lr
 29e:	46c0      	nop			; (mov r8, r8)
 2a0:	40000400 	.word	0x40000400
 2a4:	40000c00 	.word	0x40000c00

000002a8 <init_adc>:

// initialize the on-board ADC system 
void init_adc(void)
{
 2a8:	b530      	push	{r4, r5, lr}
	adc -> CTRLA.reg = 0x0;				//ADC block is disabled
 2aa:	4b1d      	ldr	r3, [pc, #116]	; (320 <init_adc+0x78>)
 2ac:	2200      	movs	r2, #0
 2ae:	6819      	ldr	r1, [r3, #0]
 2b0:	700a      	strb	r2, [r1, #0]
	
	// you will need to configure 5 registers (check page 486 for table of them)
		adc -> REFCTRL.reg = 0x2; //(Page 490) Vddana is 3.3V
 2b2:	2002      	movs	r0, #2
 2b4:	6819      	ldr	r1, [r3, #0]
 2b6:	7048      	strb	r0, [r1, #1]
		adc -> AVGCTRL.reg = 0x0;
 2b8:	6819      	ldr	r1, [r3, #0]
 2ba:	708a      	strb	r2, [r1, #2]
		adc -> SAMPCTRL.reg = 0x0;		// Clock is 8MHz
 2bc:	6819      	ldr	r1, [r3, #0]
 2be:	70ca      	strb	r2, [r1, #3]

		adc -> CTRLB.bit.PRESCALER = 0x2; // 
 2c0:	681b      	ldr	r3, [r3, #0]
 2c2:	8899      	ldrh	r1, [r3, #4]
 2c4:	4a17      	ldr	r2, [pc, #92]	; (324 <init_adc+0x7c>)
 2c6:	400a      	ands	r2, r1
 2c8:	2180      	movs	r1, #128	; 0x80
 2ca:	0089      	lsls	r1, r1, #2
 2cc:	430a      	orrs	r2, r1
 2ce:	809a      	strh	r2, [r3, #4]
		adc -> CTRLB.bit.RESSEL = 0x0; // 12-bit value in result
 2d0:	889a      	ldrh	r2, [r3, #4]
 2d2:	39d1      	subs	r1, #209	; 0xd1
 2d4:	39ff      	subs	r1, #255	; 0xff
 2d6:	438a      	bics	r2, r1
 2d8:	809a      	strh	r2, [r3, #4]

		adc -> INPUTCTRL.bit.MUXPOS = 0x13;
 2da:	691a      	ldr	r2, [r3, #16]
 2dc:	3911      	subs	r1, #17
 2de:	438a      	bics	r2, r1
 2e0:	390c      	subs	r1, #12
 2e2:	430a      	orrs	r2, r1
 2e4:	611a      	str	r2, [r3, #16]
		adc -> INPUTCTRL.bit.MUXNEG = 0x18;
 2e6:	6919      	ldr	r1, [r3, #16]
 2e8:	4a0f      	ldr	r2, [pc, #60]	; (328 <init_adc+0x80>)
 2ea:	400a      	ands	r2, r1
 2ec:	21c0      	movs	r1, #192	; 0xc0
 2ee:	0149      	lsls	r1, r1, #5
 2f0:	430a      	orrs	r2, r1
 2f2:	611a      	str	r2, [r3, #16]
		adc -> INPUTCTRL.bit.GAIN = 0xF;
 2f4:	691a      	ldr	r2, [r3, #16]
 2f6:	21f0      	movs	r1, #240	; 0xf0
 2f8:	0509      	lsls	r1, r1, #20
 2fa:	430a      	orrs	r2, r1
 2fc:	611a      	str	r2, [r3, #16]
	
	// config PA11 to be owned by ADC Peripheral
	
		porta -> PMUX[5].bit.PMUXO = 0x1;		//refer to pg304 data sheet
 2fe:	4a0b      	ldr	r2, [pc, #44]	; (32c <init_adc+0x84>)
 300:	6812      	ldr	r2, [r2, #0]
 302:	2535      	movs	r5, #53	; 0x35
 304:	5d51      	ldrb	r1, [r2, r5]
 306:	240f      	movs	r4, #15
 308:	4021      	ands	r1, r4
 30a:	2410      	movs	r4, #16
 30c:	4321      	orrs	r1, r4
 30e:	5551      	strb	r1, [r2, r5]
		porta -> PINCFG[11].bit.PMUXEN = 0x1;	//refer to pg304 data sheet
 310:	244b      	movs	r4, #75	; 0x4b
 312:	5d15      	ldrb	r5, [r2, r4]
 314:	2101      	movs	r1, #1
 316:	4329      	orrs	r1, r5
 318:	5511      	strb	r1, [r2, r4]
	
	adc -> CTRLA.reg = 0x2;				//Enable ADC	
 31a:	7018      	strb	r0, [r3, #0]
}
 31c:	bd30      	pop	{r4, r5, pc}
 31e:	46c0      	nop			; (mov r8, r8)
 320:	20000004 	.word	0x20000004
 324:	fffff8ff 	.word	0xfffff8ff
 328:	ffffe0ff 	.word	0xffffe0ff
 32c:	20000000 	.word	0x20000000

00000330 <wait>:

//time delay function
void wait(int t)
{
	count = 0;
 330:	2200      	movs	r2, #0
 332:	4b07      	ldr	r3, [pc, #28]	; (350 <wait+0x20>)
 334:	601a      	str	r2, [r3, #0]
	while (count < t*1000)
 336:	23fa      	movs	r3, #250	; 0xfa
 338:	009b      	lsls	r3, r3, #2
 33a:	4358      	muls	r0, r3
 33c:	2800      	cmp	r0, #0
 33e:	dd06      	ble.n	34e <wait+0x1e>
 340:	0002      	movs	r2, r0
 342:	2300      	movs	r3, #0
 344:	3301      	adds	r3, #1
 346:	429a      	cmp	r2, r3
 348:	d1fc      	bne.n	344 <wait+0x14>
 34a:	4b01      	ldr	r3, [pc, #4]	; (350 <wait+0x20>)
 34c:	6018      	str	r0, [r3, #0]
	{
		count++;
	}
}
 34e:	4770      	bx	lr
 350:	20000024 	.word	0x20000024

00000354 <Simple_Clk_Init>:
void Simple_Clk_Init(void)
{
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
 354:	4b16      	ldr	r3, [pc, #88]	; (3b0 <Simple_Clk_Init+0x5c>)
 356:	22c2      	movs	r2, #194	; 0xc2
 358:	00d2      	lsls	r2, r2, #3
 35a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
 35c:	4915      	ldr	r1, [pc, #84]	; (3b4 <Simple_Clk_Init+0x60>)
 35e:	684a      	ldr	r2, [r1, #4]
 360:	201e      	movs	r0, #30
 362:	4382      	bics	r2, r0
 364:	604a      	str	r2, [r1, #4]
			SYSCTRL_INTFLAG_DFLLRDY;
			
	system_flash_set_waitstates(0);  	//Clock_flash wait state =0

	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;      /* for OSC8M initialization  */
 366:	6a1a      	ldr	r2, [r3, #32]

	temp.bit.PRESC    = 0;    		// no divide, i.e., set clock=8Mhz  (see page 170)
	temp.bit.ONDEMAND = 1;    		// On-demand is true
	temp.bit.RUNSTDBY = 0;    		// Standby is false
	
	SYSCTRL->OSC8M = temp;
 368:	2140      	movs	r1, #64	; 0x40
 36a:	438a      	bics	r2, r1
 36c:	3140      	adds	r1, #64	; 0x40
 36e:	430a      	orrs	r2, r1
 370:	4911      	ldr	r1, [pc, #68]	; (3b8 <Simple_Clk_Init+0x64>)
 372:	400a      	ands	r2, r1
 374:	621a      	str	r2, [r3, #32]

	SYSCTRL->OSC8M.reg |= 0x1u << 1;  	// SYSCTRL_OSC8M_ENABLE bit = bit-1 (page 170)
 376:	6a19      	ldr	r1, [r3, #32]
 378:	2202      	movs	r2, #2
 37a:	430a      	orrs	r2, r1
 37c:	621a      	str	r2, [r3, #32]
	
	PM->CPUSEL.reg = (uint32_t)0;    	// CPU and BUS clocks Divide by 1  (see page 110)
 37e:	4b0f      	ldr	r3, [pc, #60]	; (3bc <Simple_Clk_Init+0x68>)
 380:	2200      	movs	r2, #0
 382:	721a      	strb	r2, [r3, #8]
	PM->APBASEL.reg = (uint32_t)0;     	// APBA clock 0= Divide by 1  (see page 110)
 384:	725a      	strb	r2, [r3, #9]
	PM->APBBSEL.reg = (uint32_t)0;     	// APBB clock 0= Divide by 1  (see page 110)
 386:	729a      	strb	r2, [r3, #10]
	PM->APBCSEL.reg = (uint32_t)0;     	// APBB clock 0= Divide by 1  (see page 110)
 388:	72da      	strb	r2, [r3, #11]

	PM->APBAMASK.reg |= 01u<<3;   		// Enable Generic clock controller clock (page 127)
 38a:	6999      	ldr	r1, [r3, #24]
 38c:	3208      	adds	r2, #8
 38e:	430a      	orrs	r2, r1
 390:	619a      	str	r2, [r3, #24]

	/* Software reset Generic clock to ensure it is re-initialized correctly */

	GCLK->CTRL.reg = 0x1u << 0;   		// Reset gen. clock (see page 94)
 392:	2201      	movs	r2, #1
 394:	4b0a      	ldr	r3, [pc, #40]	; (3c0 <Simple_Clk_Init+0x6c>)
 396:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & 0x1u ) {  /* Wait for reset to complete */ }
 398:	0019      	movs	r1, r3
 39a:	780b      	ldrb	r3, [r1, #0]
 39c:	4213      	tst	r3, r2
 39e:	d1fc      	bne.n	39a <Simple_Clk_Init+0x46>
	
	// Initialization and enable generic clock #0

	*((uint8_t*)&GCLK->GENDIV.reg) = 0;  	// Select GCLK0 (page 104, Table 14-10)

	GCLK->GENDIV.reg  = 0x0100;   		// Divide by 1 for GCLK #0 (page 104)
 3a0:	4b07      	ldr	r3, [pc, #28]	; (3c0 <Simple_Clk_Init+0x6c>)
 3a2:	2280      	movs	r2, #128	; 0x80
 3a4:	0052      	lsls	r2, r2, #1
 3a6:	609a      	str	r2, [r3, #8]

	GCLK->GENCTRL.reg = 0x030600;  		// GCLK#0 enable, Source=6(OSC8M), IDC=1 (page 101)
 3a8:	4a06      	ldr	r2, [pc, #24]	; (3c4 <Simple_Clk_Init+0x70>)
 3aa:	605a      	str	r2, [r3, #4]
 3ac:	4770      	bx	lr
 3ae:	46c0      	nop			; (mov r8, r8)
 3b0:	40000800 	.word	0x40000800
 3b4:	41004000 	.word	0x41004000
 3b8:	fffffcff 	.word	0xfffffcff
 3bc:	40000400 	.word	0x40000400
 3c0:	40000c00 	.word	0x40000c00
 3c4:	00030600 	.word	0x00030600

000003c8 <main>:
	return(ans); 					//insert register where ADC store value
	
}

int main (void)
{	
 3c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 3ca:	465f      	mov	r7, fp
 3cc:	4656      	mov	r6, sl
 3ce:	464d      	mov	r5, r9
 3d0:	4644      	mov	r4, r8
 3d2:	b4f0      	push	{r4, r5, r6, r7}
 3d4:	b083      	sub	sp, #12
	Simple_Clk_Init();
 3d6:	4b39      	ldr	r3, [pc, #228]	; (4bc <main+0xf4>)
 3d8:	4798      	blx	r3
	enable_adc_clocks();
 3da:	4b39      	ldr	r3, [pc, #228]	; (4c0 <main+0xf8>)
 3dc:	4798      	blx	r3
	init_adc();
 3de:	4b39      	ldr	r3, [pc, #228]	; (4c4 <main+0xfc>)
 3e0:	4798      	blx	r3

	Port *ports = PORT_INSTS;
	PortGroup *porA = &(ports->Group[0]);
	PortGroup *porB = &(ports->Group[1]);
	porA->DIRSET.reg = (1u << 4) | (1u << 5) | (1u << 6) | (1u << 7) | (1u << 13);
 3e2:	4b39      	ldr	r3, [pc, #228]	; (4c8 <main+0x100>)
 3e4:	4a39      	ldr	r2, [pc, #228]	; (4cc <main+0x104>)
 3e6:	609a      	str	r2, [r3, #8]
	porB->DIRSET.reg = (1u << 0) | (1u << 1) | (1u << 2) | (1u << 3) | (1u << 4) | (1u << 5) | (1u << 6) | (1u << 7);
 3e8:	001a      	movs	r2, r3
 3ea:	3280      	adds	r2, #128	; 0x80
 3ec:	21ff      	movs	r1, #255	; 0xff
 3ee:	6091      	str	r1, [r2, #8]
	porA -> OUTSET.reg = (1u << 13);
 3f0:	2280      	movs	r2, #128	; 0x80
 3f2:	0192      	lsls	r2, r2, #6
 3f4:	619a      	str	r2, [r3, #24]
	float x;
	int number[4] = {0, 0, 0, 0};
	
	while(1)
	{
			x = (float) (read_adc());			//store variable from ADC into variable "x"
 3f6:	4b36      	ldr	r3, [pc, #216]	; (4d0 <main+0x108>)
 3f8:	4798      	blx	r3
			x = (x/4094) * 3300;
 3fa:	4b36      	ldr	r3, [pc, #216]	; (4d4 <main+0x10c>)
 3fc:	4699      	mov	r9, r3
 3fe:	4936      	ldr	r1, [pc, #216]	; (4d8 <main+0x110>)
 400:	4798      	blx	r3
 402:	4936      	ldr	r1, [pc, #216]	; (4dc <main+0x114>)
 404:	4b36      	ldr	r3, [pc, #216]	; (4e0 <main+0x118>)
 406:	4798      	blx	r3
			porA -> OUTCLR.reg = PORT_PA07; // activate top row of keys
 408:	4c2f      	ldr	r4, [pc, #188]	; (4c8 <main+0x100>)
 40a:	2580      	movs	r5, #128	; 0x80
 40c:	6165      	str	r5, [r4, #20]
			porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA06;
 40e:	2370      	movs	r3, #112	; 0x70
 410:	61a3      	str	r3, [r4, #24]
			porB -> OUTCLR.reg = PORT_PB07;
 412:	3310      	adds	r3, #16
 414:	4698      	mov	r8, r3
 416:	44a0      	add	r8, r4
 418:	4643      	mov	r3, r8
 41a:	615d      	str	r5, [r3, #20]
			number[3] = x/1000;
 41c:	4931      	ldr	r1, [pc, #196]	; (4e4 <main+0x11c>)
 41e:	9001      	str	r0, [sp, #4]
 420:	47c8      	blx	r9
 422:	4f31      	ldr	r7, [pc, #196]	; (4e8 <main+0x120>)
 424:	47b8      	blx	r7
			display(number[3]);
 426:	9000      	str	r0, [sp, #0]
 428:	4a30      	ldr	r2, [pc, #192]	; (4ec <main+0x124>)
 42a:	4693      	mov	fp, r2
 42c:	4790      	blx	r2
			wait(5);
 42e:	2005      	movs	r0, #5
 430:	4e2f      	ldr	r6, [pc, #188]	; (4f0 <main+0x128>)
 432:	47b0      	blx	r6
			porA -> OUTCLR.reg = PORT_PA06;
 434:	2340      	movs	r3, #64	; 0x40
 436:	6163      	str	r3, [r4, #20]
			porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA07;
 438:	3370      	adds	r3, #112	; 0x70
 43a:	61a3      	str	r3, [r4, #24]
			porB -> OUTSET.reg = PORT_PB07;
 43c:	4642      	mov	r2, r8
 43e:	6195      	str	r5, [r2, #24]
			number[2] = (x - (number[3] * 1000)) / 100;
 440:	20fa      	movs	r0, #250	; 0xfa
 442:	0080      	lsls	r0, r0, #2
 444:	9b00      	ldr	r3, [sp, #0]
 446:	4358      	muls	r0, r3
 448:	4b2a      	ldr	r3, [pc, #168]	; (4f4 <main+0x12c>)
 44a:	4798      	blx	r3
 44c:	1c01      	adds	r1, r0, #0
 44e:	4b2a      	ldr	r3, [pc, #168]	; (4f8 <main+0x130>)
 450:	469a      	mov	sl, r3
 452:	9801      	ldr	r0, [sp, #4]
 454:	4798      	blx	r3
 456:	4929      	ldr	r1, [pc, #164]	; (4fc <main+0x134>)
 458:	9001      	str	r0, [sp, #4]
 45a:	47c8      	blx	r9
 45c:	47b8      	blx	r7
			display(number[2]);
 45e:	9000      	str	r0, [sp, #0]
 460:	47d8      	blx	fp
			wait(5);
 462:	2005      	movs	r0, #5
 464:	47b0      	blx	r6
			porA -> OUTCLR.reg = PORT_PA05;
 466:	2320      	movs	r3, #32
 468:	6163      	str	r3, [r4, #20]
			porA -> OUTSET.reg = PORT_PA04 | PORT_PA07 | PORT_PA06;
 46a:	33b0      	adds	r3, #176	; 0xb0
 46c:	61a3      	str	r3, [r4, #24]
			porB -> OUTSET.reg = PORT_PB07;
 46e:	4642      	mov	r2, r8
 470:	6195      	str	r5, [r2, #24]
			number[1] = (x - (number[3] * 1000) - (number[2] * 100)) / 10;
 472:	2064      	movs	r0, #100	; 0x64
 474:	9b00      	ldr	r3, [sp, #0]
 476:	4358      	muls	r0, r3
 478:	4b1e      	ldr	r3, [pc, #120]	; (4f4 <main+0x12c>)
 47a:	4798      	blx	r3
 47c:	1c01      	adds	r1, r0, #0
 47e:	9801      	ldr	r0, [sp, #4]
 480:	47d0      	blx	sl
 482:	491f      	ldr	r1, [pc, #124]	; (500 <main+0x138>)
 484:	9000      	str	r0, [sp, #0]
 486:	47c8      	blx	r9
 488:	47b8      	blx	r7
 48a:	4681      	mov	r9, r0
			display(number[1]);
 48c:	47d8      	blx	fp
			wait(5);
 48e:	2005      	movs	r0, #5
 490:	47b0      	blx	r6
			porA -> OUTCLR.reg = PORT_PA04;
 492:	2310      	movs	r3, #16
 494:	6163      	str	r3, [r4, #20]
			porA -> OUTSET.reg = PORT_PA07 | PORT_PA05 | PORT_PA06;
 496:	33d0      	adds	r3, #208	; 0xd0
 498:	61a3      	str	r3, [r4, #24]
			porB -> OUTSET.reg = PORT_PB07;
 49a:	4643      	mov	r3, r8
 49c:	619d      	str	r5, [r3, #24]
			number[0] = (x - (number[3] * 1000) - (number[2] * 100) - (number[1] * 10));
			display(number[0]);
 49e:	464b      	mov	r3, r9
 4a0:	0098      	lsls	r0, r3, #2
 4a2:	4448      	add	r0, r9
 4a4:	0040      	lsls	r0, r0, #1
 4a6:	4b13      	ldr	r3, [pc, #76]	; (4f4 <main+0x12c>)
 4a8:	4798      	blx	r3
 4aa:	1c01      	adds	r1, r0, #0
 4ac:	9800      	ldr	r0, [sp, #0]
 4ae:	47d0      	blx	sl
 4b0:	47b8      	blx	r7
 4b2:	47d8      	blx	fp
			wait(5);
 4b4:	2005      	movs	r0, #5
 4b6:	47b0      	blx	r6
 4b8:	e79d      	b.n	3f6 <main+0x2e>
 4ba:	46c0      	nop			; (mov r8, r8)
 4bc:	00000355 	.word	0x00000355
 4c0:	00000281 	.word	0x00000281
 4c4:	000002a9 	.word	0x000002a9
 4c8:	41004400 	.word	0x41004400
 4cc:	000020f0 	.word	0x000020f0
 4d0:	000001b1 	.word	0x000001b1
 4d4:	00000505 	.word	0x00000505
 4d8:	457fe000 	.word	0x457fe000
 4dc:	454e4000 	.word	0x454e4000
 4e0:	00000739 	.word	0x00000739
 4e4:	447a0000 	.word	0x447a0000
 4e8:	00000c6d 	.word	0x00000c6d
 4ec:	000001dd 	.word	0x000001dd
 4f0:	00000331 	.word	0x00000331
 4f4:	00000cb1 	.word	0x00000cb1
 4f8:	00000961 	.word	0x00000961
 4fc:	42c80000 	.word	0x42c80000
 500:	41200000 	.word	0x41200000

00000504 <__aeabi_fdiv>:
 504:	b5f0      	push	{r4, r5, r6, r7, lr}
 506:	4656      	mov	r6, sl
 508:	4644      	mov	r4, r8
 50a:	465f      	mov	r7, fp
 50c:	464d      	mov	r5, r9
 50e:	b4f0      	push	{r4, r5, r6, r7}
 510:	0244      	lsls	r4, r0, #9
 512:	0046      	lsls	r6, r0, #1
 514:	0fc7      	lsrs	r7, r0, #31
 516:	b083      	sub	sp, #12
 518:	4688      	mov	r8, r1
 51a:	0a65      	lsrs	r5, r4, #9
 51c:	0e36      	lsrs	r6, r6, #24
 51e:	46ba      	mov	sl, r7
 520:	d03d      	beq.n	59e <__aeabi_fdiv+0x9a>
 522:	2eff      	cmp	r6, #255	; 0xff
 524:	d022      	beq.n	56c <__aeabi_fdiv+0x68>
 526:	2300      	movs	r3, #0
 528:	00ec      	lsls	r4, r5, #3
 52a:	2580      	movs	r5, #128	; 0x80
 52c:	4699      	mov	r9, r3
 52e:	469b      	mov	fp, r3
 530:	04ed      	lsls	r5, r5, #19
 532:	4325      	orrs	r5, r4
 534:	3e7f      	subs	r6, #127	; 0x7f
 536:	4643      	mov	r3, r8
 538:	025c      	lsls	r4, r3, #9
 53a:	0058      	lsls	r0, r3, #1
 53c:	0fdb      	lsrs	r3, r3, #31
 53e:	0a64      	lsrs	r4, r4, #9
 540:	0e00      	lsrs	r0, r0, #24
 542:	4698      	mov	r8, r3
 544:	d036      	beq.n	5b4 <__aeabi_fdiv+0xb0>
 546:	28ff      	cmp	r0, #255	; 0xff
 548:	d030      	beq.n	5ac <__aeabi_fdiv+0xa8>
 54a:	2380      	movs	r3, #128	; 0x80
 54c:	2100      	movs	r1, #0
 54e:	00e4      	lsls	r4, r4, #3
 550:	04db      	lsls	r3, r3, #19
 552:	431c      	orrs	r4, r3
 554:	387f      	subs	r0, #127	; 0x7f
 556:	1a30      	subs	r0, r6, r0
 558:	9001      	str	r0, [sp, #4]
 55a:	4648      	mov	r0, r9
 55c:	4642      	mov	r2, r8
 55e:	4308      	orrs	r0, r1
 560:	4e72      	ldr	r6, [pc, #456]	; (72c <__aeabi_fdiv+0x228>)
 562:	0080      	lsls	r0, r0, #2
 564:	5830      	ldr	r0, [r6, r0]
 566:	407a      	eors	r2, r7
 568:	0013      	movs	r3, r2
 56a:	4687      	mov	pc, r0
 56c:	2d00      	cmp	r5, #0
 56e:	d144      	bne.n	5fa <__aeabi_fdiv+0xf6>
 570:	2308      	movs	r3, #8
 572:	4699      	mov	r9, r3
 574:	3b06      	subs	r3, #6
 576:	469b      	mov	fp, r3
 578:	e7dd      	b.n	536 <__aeabi_fdiv+0x32>
 57a:	2201      	movs	r2, #1
 57c:	20ff      	movs	r0, #255	; 0xff
 57e:	2400      	movs	r4, #0
 580:	401a      	ands	r2, r3
 582:	0264      	lsls	r4, r4, #9
 584:	05c3      	lsls	r3, r0, #23
 586:	0a64      	lsrs	r4, r4, #9
 588:	07d2      	lsls	r2, r2, #31
 58a:	431c      	orrs	r4, r3
 58c:	4314      	orrs	r4, r2
 58e:	0020      	movs	r0, r4
 590:	b003      	add	sp, #12
 592:	bc3c      	pop	{r2, r3, r4, r5}
 594:	4690      	mov	r8, r2
 596:	4699      	mov	r9, r3
 598:	46a2      	mov	sl, r4
 59a:	46ab      	mov	fp, r5
 59c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 59e:	2d00      	cmp	r5, #0
 5a0:	d120      	bne.n	5e4 <__aeabi_fdiv+0xe0>
 5a2:	2304      	movs	r3, #4
 5a4:	4699      	mov	r9, r3
 5a6:	3b03      	subs	r3, #3
 5a8:	469b      	mov	fp, r3
 5aa:	e7c4      	b.n	536 <__aeabi_fdiv+0x32>
 5ac:	2c00      	cmp	r4, #0
 5ae:	d117      	bne.n	5e0 <__aeabi_fdiv+0xdc>
 5b0:	2102      	movs	r1, #2
 5b2:	e002      	b.n	5ba <__aeabi_fdiv+0xb6>
 5b4:	2c00      	cmp	r4, #0
 5b6:	d10a      	bne.n	5ce <__aeabi_fdiv+0xca>
 5b8:	2101      	movs	r1, #1
 5ba:	1a32      	subs	r2, r6, r0
 5bc:	9201      	str	r2, [sp, #4]
 5be:	464a      	mov	r2, r9
 5c0:	4643      	mov	r3, r8
 5c2:	430a      	orrs	r2, r1
 5c4:	485a      	ldr	r0, [pc, #360]	; (730 <__aeabi_fdiv+0x22c>)
 5c6:	0092      	lsls	r2, r2, #2
 5c8:	5882      	ldr	r2, [r0, r2]
 5ca:	407b      	eors	r3, r7
 5cc:	4697      	mov	pc, r2
 5ce:	0020      	movs	r0, r4
 5d0:	f000 fbf4 	bl	dbc <__clzsi2>
 5d4:	1f43      	subs	r3, r0, #5
 5d6:	3076      	adds	r0, #118	; 0x76
 5d8:	409c      	lsls	r4, r3
 5da:	4240      	negs	r0, r0
 5dc:	2100      	movs	r1, #0
 5de:	e7ba      	b.n	556 <__aeabi_fdiv+0x52>
 5e0:	2103      	movs	r1, #3
 5e2:	e7b8      	b.n	556 <__aeabi_fdiv+0x52>
 5e4:	0028      	movs	r0, r5
 5e6:	f000 fbe9 	bl	dbc <__clzsi2>
 5ea:	1f43      	subs	r3, r0, #5
 5ec:	409d      	lsls	r5, r3
 5ee:	2300      	movs	r3, #0
 5f0:	3076      	adds	r0, #118	; 0x76
 5f2:	4246      	negs	r6, r0
 5f4:	4699      	mov	r9, r3
 5f6:	469b      	mov	fp, r3
 5f8:	e79d      	b.n	536 <__aeabi_fdiv+0x32>
 5fa:	230c      	movs	r3, #12
 5fc:	4699      	mov	r9, r3
 5fe:	3b09      	subs	r3, #9
 600:	469b      	mov	fp, r3
 602:	e798      	b.n	536 <__aeabi_fdiv+0x32>
 604:	2480      	movs	r4, #128	; 0x80
 606:	2200      	movs	r2, #0
 608:	03e4      	lsls	r4, r4, #15
 60a:	20ff      	movs	r0, #255	; 0xff
 60c:	e7b9      	b.n	582 <__aeabi_fdiv+0x7e>
 60e:	2400      	movs	r4, #0
 610:	46c2      	mov	sl, r8
 612:	468b      	mov	fp, r1
 614:	465a      	mov	r2, fp
 616:	4653      	mov	r3, sl
 618:	2a02      	cmp	r2, #2
 61a:	d0ae      	beq.n	57a <__aeabi_fdiv+0x76>
 61c:	2a03      	cmp	r2, #3
 61e:	d07d      	beq.n	71c <__aeabi_fdiv+0x218>
 620:	2a01      	cmp	r2, #1
 622:	d131      	bne.n	688 <__aeabi_fdiv+0x184>
 624:	2201      	movs	r2, #1
 626:	2000      	movs	r0, #0
 628:	401a      	ands	r2, r3
 62a:	2400      	movs	r4, #0
 62c:	e7a9      	b.n	582 <__aeabi_fdiv+0x7e>
 62e:	2201      	movs	r2, #1
 630:	1a10      	subs	r0, r2, r0
 632:	281b      	cmp	r0, #27
 634:	dd56      	ble.n	6e4 <__aeabi_fdiv+0x1e0>
 636:	401a      	ands	r2, r3
 638:	2000      	movs	r0, #0
 63a:	2400      	movs	r4, #0
 63c:	e7a1      	b.n	582 <__aeabi_fdiv+0x7e>
 63e:	2380      	movs	r3, #128	; 0x80
 640:	03db      	lsls	r3, r3, #15
 642:	421d      	tst	r5, r3
 644:	d14b      	bne.n	6de <__aeabi_fdiv+0x1da>
 646:	2380      	movs	r3, #128	; 0x80
 648:	03db      	lsls	r3, r3, #15
 64a:	432b      	orrs	r3, r5
 64c:	025c      	lsls	r4, r3, #9
 64e:	0a64      	lsrs	r4, r4, #9
 650:	003a      	movs	r2, r7
 652:	20ff      	movs	r0, #255	; 0xff
 654:	e795      	b.n	582 <__aeabi_fdiv+0x7e>
 656:	016d      	lsls	r5, r5, #5
 658:	0160      	lsls	r0, r4, #5
 65a:	4285      	cmp	r5, r0
 65c:	d230      	bcs.n	6c0 <__aeabi_fdiv+0x1bc>
 65e:	9a01      	ldr	r2, [sp, #4]
 660:	2400      	movs	r4, #0
 662:	3a01      	subs	r2, #1
 664:	9201      	str	r2, [sp, #4]
 666:	221b      	movs	r2, #27
 668:	2701      	movs	r7, #1
 66a:	0029      	movs	r1, r5
 66c:	0064      	lsls	r4, r4, #1
 66e:	006d      	lsls	r5, r5, #1
 670:	2900      	cmp	r1, #0
 672:	db01      	blt.n	678 <__aeabi_fdiv+0x174>
 674:	42a8      	cmp	r0, r5
 676:	d801      	bhi.n	67c <__aeabi_fdiv+0x178>
 678:	1a2d      	subs	r5, r5, r0
 67a:	433c      	orrs	r4, r7
 67c:	3a01      	subs	r2, #1
 67e:	2a00      	cmp	r2, #0
 680:	d1f3      	bne.n	66a <__aeabi_fdiv+0x166>
 682:	1e6a      	subs	r2, r5, #1
 684:	4195      	sbcs	r5, r2
 686:	432c      	orrs	r4, r5
 688:	9801      	ldr	r0, [sp, #4]
 68a:	307f      	adds	r0, #127	; 0x7f
 68c:	2800      	cmp	r0, #0
 68e:	ddce      	ble.n	62e <__aeabi_fdiv+0x12a>
 690:	0762      	lsls	r2, r4, #29
 692:	d004      	beq.n	69e <__aeabi_fdiv+0x19a>
 694:	220f      	movs	r2, #15
 696:	4022      	ands	r2, r4
 698:	2a04      	cmp	r2, #4
 69a:	d000      	beq.n	69e <__aeabi_fdiv+0x19a>
 69c:	3404      	adds	r4, #4
 69e:	0122      	lsls	r2, r4, #4
 6a0:	d503      	bpl.n	6aa <__aeabi_fdiv+0x1a6>
 6a2:	4a24      	ldr	r2, [pc, #144]	; (734 <__aeabi_fdiv+0x230>)
 6a4:	9801      	ldr	r0, [sp, #4]
 6a6:	4014      	ands	r4, r2
 6a8:	3080      	adds	r0, #128	; 0x80
 6aa:	28fe      	cmp	r0, #254	; 0xfe
 6ac:	dd00      	ble.n	6b0 <__aeabi_fdiv+0x1ac>
 6ae:	e764      	b.n	57a <__aeabi_fdiv+0x76>
 6b0:	2201      	movs	r2, #1
 6b2:	01a4      	lsls	r4, r4, #6
 6b4:	0a64      	lsrs	r4, r4, #9
 6b6:	b2c0      	uxtb	r0, r0
 6b8:	401a      	ands	r2, r3
 6ba:	e762      	b.n	582 <__aeabi_fdiv+0x7e>
 6bc:	002c      	movs	r4, r5
 6be:	e7a9      	b.n	614 <__aeabi_fdiv+0x110>
 6c0:	1a2d      	subs	r5, r5, r0
 6c2:	221a      	movs	r2, #26
 6c4:	2401      	movs	r4, #1
 6c6:	e7cf      	b.n	668 <__aeabi_fdiv+0x164>
 6c8:	026b      	lsls	r3, r5, #9
 6ca:	d5bc      	bpl.n	646 <__aeabi_fdiv+0x142>
 6cc:	2400      	movs	r4, #0
 6ce:	2380      	movs	r3, #128	; 0x80
 6d0:	03db      	lsls	r3, r3, #15
 6d2:	431c      	orrs	r4, r3
 6d4:	0264      	lsls	r4, r4, #9
 6d6:	0a64      	lsrs	r4, r4, #9
 6d8:	4642      	mov	r2, r8
 6da:	20ff      	movs	r0, #255	; 0xff
 6dc:	e751      	b.n	582 <__aeabi_fdiv+0x7e>
 6de:	421c      	tst	r4, r3
 6e0:	d1b3      	bne.n	64a <__aeabi_fdiv+0x146>
 6e2:	e7f4      	b.n	6ce <__aeabi_fdiv+0x1ca>
 6e4:	0021      	movs	r1, r4
 6e6:	2220      	movs	r2, #32
 6e8:	40c1      	lsrs	r1, r0
 6ea:	1a10      	subs	r0, r2, r0
 6ec:	4084      	lsls	r4, r0
 6ee:	1e62      	subs	r2, r4, #1
 6f0:	4194      	sbcs	r4, r2
 6f2:	430c      	orrs	r4, r1
 6f4:	0762      	lsls	r2, r4, #29
 6f6:	d004      	beq.n	702 <__aeabi_fdiv+0x1fe>
 6f8:	220f      	movs	r2, #15
 6fa:	4022      	ands	r2, r4
 6fc:	2a04      	cmp	r2, #4
 6fe:	d000      	beq.n	702 <__aeabi_fdiv+0x1fe>
 700:	3404      	adds	r4, #4
 702:	0162      	lsls	r2, r4, #5
 704:	d504      	bpl.n	710 <__aeabi_fdiv+0x20c>
 706:	2201      	movs	r2, #1
 708:	2001      	movs	r0, #1
 70a:	401a      	ands	r2, r3
 70c:	2400      	movs	r4, #0
 70e:	e738      	b.n	582 <__aeabi_fdiv+0x7e>
 710:	2201      	movs	r2, #1
 712:	01a4      	lsls	r4, r4, #6
 714:	0a64      	lsrs	r4, r4, #9
 716:	401a      	ands	r2, r3
 718:	2000      	movs	r0, #0
 71a:	e732      	b.n	582 <__aeabi_fdiv+0x7e>
 71c:	2380      	movs	r3, #128	; 0x80
 71e:	03db      	lsls	r3, r3, #15
 720:	431c      	orrs	r4, r3
 722:	0264      	lsls	r4, r4, #9
 724:	0a64      	lsrs	r4, r4, #9
 726:	4652      	mov	r2, sl
 728:	20ff      	movs	r0, #255	; 0xff
 72a:	e72a      	b.n	582 <__aeabi_fdiv+0x7e>
 72c:	00000e44 	.word	0x00000e44
 730:	00000e84 	.word	0x00000e84
 734:	f7ffffff 	.word	0xf7ffffff

00000738 <__aeabi_fmul>:
 738:	b5f0      	push	{r4, r5, r6, r7, lr}
 73a:	4657      	mov	r7, sl
 73c:	464e      	mov	r6, r9
 73e:	4645      	mov	r5, r8
 740:	0043      	lsls	r3, r0, #1
 742:	b4e0      	push	{r5, r6, r7}
 744:	0246      	lsls	r6, r0, #9
 746:	4688      	mov	r8, r1
 748:	0a76      	lsrs	r6, r6, #9
 74a:	0e1f      	lsrs	r7, r3, #24
 74c:	0fc4      	lsrs	r4, r0, #31
 74e:	2f00      	cmp	r7, #0
 750:	d047      	beq.n	7e2 <__aeabi_fmul+0xaa>
 752:	2fff      	cmp	r7, #255	; 0xff
 754:	d025      	beq.n	7a2 <__aeabi_fmul+0x6a>
 756:	2300      	movs	r3, #0
 758:	2580      	movs	r5, #128	; 0x80
 75a:	469a      	mov	sl, r3
 75c:	4699      	mov	r9, r3
 75e:	00f6      	lsls	r6, r6, #3
 760:	04ed      	lsls	r5, r5, #19
 762:	432e      	orrs	r6, r5
 764:	3f7f      	subs	r7, #127	; 0x7f
 766:	4643      	mov	r3, r8
 768:	4642      	mov	r2, r8
 76a:	025d      	lsls	r5, r3, #9
 76c:	0fd2      	lsrs	r2, r2, #31
 76e:	005b      	lsls	r3, r3, #1
 770:	0a6d      	lsrs	r5, r5, #9
 772:	0e1b      	lsrs	r3, r3, #24
 774:	4690      	mov	r8, r2
 776:	d040      	beq.n	7fa <__aeabi_fmul+0xc2>
 778:	2bff      	cmp	r3, #255	; 0xff
 77a:	d039      	beq.n	7f0 <__aeabi_fmul+0xb8>
 77c:	2280      	movs	r2, #128	; 0x80
 77e:	2000      	movs	r0, #0
 780:	00ed      	lsls	r5, r5, #3
 782:	04d2      	lsls	r2, r2, #19
 784:	4315      	orrs	r5, r2
 786:	3b7f      	subs	r3, #127	; 0x7f
 788:	18fb      	adds	r3, r7, r3
 78a:	4642      	mov	r2, r8
 78c:	4657      	mov	r7, sl
 78e:	1c59      	adds	r1, r3, #1
 790:	4062      	eors	r2, r4
 792:	468c      	mov	ip, r1
 794:	4307      	orrs	r7, r0
 796:	2f0f      	cmp	r7, #15
 798:	d85c      	bhi.n	854 <__aeabi_fmul+0x11c>
 79a:	496f      	ldr	r1, [pc, #444]	; (958 <__aeabi_fmul+0x220>)
 79c:	00bf      	lsls	r7, r7, #2
 79e:	59c9      	ldr	r1, [r1, r7]
 7a0:	468f      	mov	pc, r1
 7a2:	2e00      	cmp	r6, #0
 7a4:	d145      	bne.n	832 <__aeabi_fmul+0xfa>
 7a6:	2308      	movs	r3, #8
 7a8:	469a      	mov	sl, r3
 7aa:	3b06      	subs	r3, #6
 7ac:	4699      	mov	r9, r3
 7ae:	e7da      	b.n	766 <__aeabi_fmul+0x2e>
 7b0:	4642      	mov	r2, r8
 7b2:	2802      	cmp	r0, #2
 7b4:	d02d      	beq.n	812 <__aeabi_fmul+0xda>
 7b6:	2803      	cmp	r0, #3
 7b8:	d100      	bne.n	7bc <__aeabi_fmul+0x84>
 7ba:	e0c3      	b.n	944 <__aeabi_fmul+0x20c>
 7bc:	2801      	cmp	r0, #1
 7be:	d000      	beq.n	7c2 <__aeabi_fmul+0x8a>
 7c0:	e0a2      	b.n	908 <__aeabi_fmul+0x1d0>
 7c2:	2500      	movs	r5, #0
 7c4:	2600      	movs	r6, #0
 7c6:	4002      	ands	r2, r0
 7c8:	b2d4      	uxtb	r4, r2
 7ca:	0276      	lsls	r6, r6, #9
 7cc:	05ed      	lsls	r5, r5, #23
 7ce:	0a76      	lsrs	r6, r6, #9
 7d0:	432e      	orrs	r6, r5
 7d2:	07e4      	lsls	r4, r4, #31
 7d4:	4326      	orrs	r6, r4
 7d6:	0030      	movs	r0, r6
 7d8:	bc1c      	pop	{r2, r3, r4}
 7da:	4690      	mov	r8, r2
 7dc:	4699      	mov	r9, r3
 7de:	46a2      	mov	sl, r4
 7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 7e2:	2e00      	cmp	r6, #0
 7e4:	d11a      	bne.n	81c <__aeabi_fmul+0xe4>
 7e6:	2304      	movs	r3, #4
 7e8:	469a      	mov	sl, r3
 7ea:	3b03      	subs	r3, #3
 7ec:	4699      	mov	r9, r3
 7ee:	e7ba      	b.n	766 <__aeabi_fmul+0x2e>
 7f0:	002a      	movs	r2, r5
 7f2:	1e51      	subs	r1, r2, #1
 7f4:	418a      	sbcs	r2, r1
 7f6:	1c90      	adds	r0, r2, #2
 7f8:	e7c6      	b.n	788 <__aeabi_fmul+0x50>
 7fa:	2001      	movs	r0, #1
 7fc:	2d00      	cmp	r5, #0
 7fe:	d0c3      	beq.n	788 <__aeabi_fmul+0x50>
 800:	0028      	movs	r0, r5
 802:	f000 fadb 	bl	dbc <__clzsi2>
 806:	1f43      	subs	r3, r0, #5
 808:	3076      	adds	r0, #118	; 0x76
 80a:	409d      	lsls	r5, r3
 80c:	4243      	negs	r3, r0
 80e:	2000      	movs	r0, #0
 810:	e7ba      	b.n	788 <__aeabi_fmul+0x50>
 812:	2401      	movs	r4, #1
 814:	25ff      	movs	r5, #255	; 0xff
 816:	4014      	ands	r4, r2
 818:	2600      	movs	r6, #0
 81a:	e7d6      	b.n	7ca <__aeabi_fmul+0x92>
 81c:	0030      	movs	r0, r6
 81e:	f000 facd 	bl	dbc <__clzsi2>
 822:	1f43      	subs	r3, r0, #5
 824:	409e      	lsls	r6, r3
 826:	2300      	movs	r3, #0
 828:	3076      	adds	r0, #118	; 0x76
 82a:	4247      	negs	r7, r0
 82c:	469a      	mov	sl, r3
 82e:	4699      	mov	r9, r3
 830:	e799      	b.n	766 <__aeabi_fmul+0x2e>
 832:	230c      	movs	r3, #12
 834:	469a      	mov	sl, r3
 836:	3b09      	subs	r3, #9
 838:	4699      	mov	r9, r3
 83a:	e794      	b.n	766 <__aeabi_fmul+0x2e>
 83c:	2680      	movs	r6, #128	; 0x80
 83e:	2400      	movs	r4, #0
 840:	03f6      	lsls	r6, r6, #15
 842:	25ff      	movs	r5, #255	; 0xff
 844:	e7c1      	b.n	7ca <__aeabi_fmul+0x92>
 846:	0035      	movs	r5, r6
 848:	4648      	mov	r0, r9
 84a:	e7b2      	b.n	7b2 <__aeabi_fmul+0x7a>
 84c:	0035      	movs	r5, r6
 84e:	0022      	movs	r2, r4
 850:	4648      	mov	r0, r9
 852:	e7ae      	b.n	7b2 <__aeabi_fmul+0x7a>
 854:	0429      	lsls	r1, r5, #16
 856:	0c09      	lsrs	r1, r1, #16
 858:	0008      	movs	r0, r1
 85a:	0c37      	lsrs	r7, r6, #16
 85c:	0436      	lsls	r6, r6, #16
 85e:	0c36      	lsrs	r6, r6, #16
 860:	0c2c      	lsrs	r4, r5, #16
 862:	4379      	muls	r1, r7
 864:	4370      	muls	r0, r6
 866:	4367      	muls	r7, r4
 868:	4374      	muls	r4, r6
 86a:	0c06      	lsrs	r6, r0, #16
 86c:	1864      	adds	r4, r4, r1
 86e:	1936      	adds	r6, r6, r4
 870:	42b1      	cmp	r1, r6
 872:	d903      	bls.n	87c <__aeabi_fmul+0x144>
 874:	2180      	movs	r1, #128	; 0x80
 876:	0249      	lsls	r1, r1, #9
 878:	4688      	mov	r8, r1
 87a:	4447      	add	r7, r8
 87c:	0400      	lsls	r0, r0, #16
 87e:	0c00      	lsrs	r0, r0, #16
 880:	0431      	lsls	r1, r6, #16
 882:	1809      	adds	r1, r1, r0
 884:	018d      	lsls	r5, r1, #6
 886:	1e68      	subs	r0, r5, #1
 888:	4185      	sbcs	r5, r0
 88a:	0e89      	lsrs	r1, r1, #26
 88c:	4329      	orrs	r1, r5
 88e:	0c35      	lsrs	r5, r6, #16
 890:	19ed      	adds	r5, r5, r7
 892:	01ad      	lsls	r5, r5, #6
 894:	430d      	orrs	r5, r1
 896:	0129      	lsls	r1, r5, #4
 898:	d504      	bpl.n	8a4 <__aeabi_fmul+0x16c>
 89a:	2301      	movs	r3, #1
 89c:	0869      	lsrs	r1, r5, #1
 89e:	401d      	ands	r5, r3
 8a0:	4663      	mov	r3, ip
 8a2:	430d      	orrs	r5, r1
 8a4:	0019      	movs	r1, r3
 8a6:	317f      	adds	r1, #127	; 0x7f
 8a8:	2900      	cmp	r1, #0
 8aa:	dd25      	ble.n	8f8 <__aeabi_fmul+0x1c0>
 8ac:	0768      	lsls	r0, r5, #29
 8ae:	d004      	beq.n	8ba <__aeabi_fmul+0x182>
 8b0:	200f      	movs	r0, #15
 8b2:	4028      	ands	r0, r5
 8b4:	2804      	cmp	r0, #4
 8b6:	d000      	beq.n	8ba <__aeabi_fmul+0x182>
 8b8:	3504      	adds	r5, #4
 8ba:	0128      	lsls	r0, r5, #4
 8bc:	d503      	bpl.n	8c6 <__aeabi_fmul+0x18e>
 8be:	4927      	ldr	r1, [pc, #156]	; (95c <__aeabi_fmul+0x224>)
 8c0:	3380      	adds	r3, #128	; 0x80
 8c2:	400d      	ands	r5, r1
 8c4:	0019      	movs	r1, r3
 8c6:	29fe      	cmp	r1, #254	; 0xfe
 8c8:	dca3      	bgt.n	812 <__aeabi_fmul+0xda>
 8ca:	2401      	movs	r4, #1
 8cc:	01ad      	lsls	r5, r5, #6
 8ce:	0a6e      	lsrs	r6, r5, #9
 8d0:	4014      	ands	r4, r2
 8d2:	b2cd      	uxtb	r5, r1
 8d4:	e779      	b.n	7ca <__aeabi_fmul+0x92>
 8d6:	2080      	movs	r0, #128	; 0x80
 8d8:	03c0      	lsls	r0, r0, #15
 8da:	4206      	tst	r6, r0
 8dc:	d007      	beq.n	8ee <__aeabi_fmul+0x1b6>
 8de:	4205      	tst	r5, r0
 8e0:	d105      	bne.n	8ee <__aeabi_fmul+0x1b6>
 8e2:	4328      	orrs	r0, r5
 8e4:	0246      	lsls	r6, r0, #9
 8e6:	0a76      	lsrs	r6, r6, #9
 8e8:	4644      	mov	r4, r8
 8ea:	25ff      	movs	r5, #255	; 0xff
 8ec:	e76d      	b.n	7ca <__aeabi_fmul+0x92>
 8ee:	4306      	orrs	r6, r0
 8f0:	0276      	lsls	r6, r6, #9
 8f2:	0a76      	lsrs	r6, r6, #9
 8f4:	25ff      	movs	r5, #255	; 0xff
 8f6:	e768      	b.n	7ca <__aeabi_fmul+0x92>
 8f8:	2401      	movs	r4, #1
 8fa:	1a61      	subs	r1, r4, r1
 8fc:	291b      	cmp	r1, #27
 8fe:	dd05      	ble.n	90c <__aeabi_fmul+0x1d4>
 900:	4014      	ands	r4, r2
 902:	2500      	movs	r5, #0
 904:	2600      	movs	r6, #0
 906:	e760      	b.n	7ca <__aeabi_fmul+0x92>
 908:	4663      	mov	r3, ip
 90a:	e7cb      	b.n	8a4 <__aeabi_fmul+0x16c>
 90c:	002e      	movs	r6, r5
 90e:	2320      	movs	r3, #32
 910:	40ce      	lsrs	r6, r1
 912:	1a59      	subs	r1, r3, r1
 914:	408d      	lsls	r5, r1
 916:	1e6b      	subs	r3, r5, #1
 918:	419d      	sbcs	r5, r3
 91a:	432e      	orrs	r6, r5
 91c:	0773      	lsls	r3, r6, #29
 91e:	d004      	beq.n	92a <__aeabi_fmul+0x1f2>
 920:	230f      	movs	r3, #15
 922:	4033      	ands	r3, r6
 924:	2b04      	cmp	r3, #4
 926:	d000      	beq.n	92a <__aeabi_fmul+0x1f2>
 928:	3604      	adds	r6, #4
 92a:	0173      	lsls	r3, r6, #5
 92c:	d504      	bpl.n	938 <__aeabi_fmul+0x200>
 92e:	2401      	movs	r4, #1
 930:	2501      	movs	r5, #1
 932:	4014      	ands	r4, r2
 934:	2600      	movs	r6, #0
 936:	e748      	b.n	7ca <__aeabi_fmul+0x92>
 938:	2401      	movs	r4, #1
 93a:	01b6      	lsls	r6, r6, #6
 93c:	0a76      	lsrs	r6, r6, #9
 93e:	4014      	ands	r4, r2
 940:	2500      	movs	r5, #0
 942:	e742      	b.n	7ca <__aeabi_fmul+0x92>
 944:	2680      	movs	r6, #128	; 0x80
 946:	2401      	movs	r4, #1
 948:	03f6      	lsls	r6, r6, #15
 94a:	432e      	orrs	r6, r5
 94c:	0276      	lsls	r6, r6, #9
 94e:	0a76      	lsrs	r6, r6, #9
 950:	4014      	ands	r4, r2
 952:	25ff      	movs	r5, #255	; 0xff
 954:	e739      	b.n	7ca <__aeabi_fmul+0x92>
 956:	46c0      	nop			; (mov r8, r8)
 958:	00000ec4 	.word	0x00000ec4
 95c:	f7ffffff 	.word	0xf7ffffff

00000960 <__aeabi_fsub>:
 960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 962:	024a      	lsls	r2, r1, #9
 964:	004e      	lsls	r6, r1, #1
 966:	0243      	lsls	r3, r0, #9
 968:	0044      	lsls	r4, r0, #1
 96a:	0e24      	lsrs	r4, r4, #24
 96c:	0fc5      	lsrs	r5, r0, #31
 96e:	099b      	lsrs	r3, r3, #6
 970:	0e36      	lsrs	r6, r6, #24
 972:	0fc9      	lsrs	r1, r1, #31
 974:	0992      	lsrs	r2, r2, #6
 976:	2eff      	cmp	r6, #255	; 0xff
 978:	d100      	bne.n	97c <__aeabi_fsub+0x1c>
 97a:	e083      	b.n	a84 <__aeabi_fsub+0x124>
 97c:	2001      	movs	r0, #1
 97e:	4041      	eors	r1, r0
 980:	1ba0      	subs	r0, r4, r6
 982:	42a9      	cmp	r1, r5
 984:	d05c      	beq.n	a40 <__aeabi_fsub+0xe0>
 986:	2800      	cmp	r0, #0
 988:	dc00      	bgt.n	98c <__aeabi_fsub+0x2c>
 98a:	e095      	b.n	ab8 <__aeabi_fsub+0x158>
 98c:	2e00      	cmp	r6, #0
 98e:	d11c      	bne.n	9ca <__aeabi_fsub+0x6a>
 990:	2a00      	cmp	r2, #0
 992:	d000      	beq.n	996 <__aeabi_fsub+0x36>
 994:	e081      	b.n	a9a <__aeabi_fsub+0x13a>
 996:	075a      	lsls	r2, r3, #29
 998:	d004      	beq.n	9a4 <__aeabi_fsub+0x44>
 99a:	220f      	movs	r2, #15
 99c:	401a      	ands	r2, r3
 99e:	2a04      	cmp	r2, #4
 9a0:	d000      	beq.n	9a4 <__aeabi_fsub+0x44>
 9a2:	3304      	adds	r3, #4
 9a4:	015a      	lsls	r2, r3, #5
 9a6:	d53b      	bpl.n	a20 <__aeabi_fsub+0xc0>
 9a8:	3401      	adds	r4, #1
 9aa:	2cff      	cmp	r4, #255	; 0xff
 9ac:	d100      	bne.n	9b0 <__aeabi_fsub+0x50>
 9ae:	e091      	b.n	ad4 <__aeabi_fsub+0x174>
 9b0:	2001      	movs	r0, #1
 9b2:	019b      	lsls	r3, r3, #6
 9b4:	0a5b      	lsrs	r3, r3, #9
 9b6:	b2e4      	uxtb	r4, r4
 9b8:	4005      	ands	r5, r0
 9ba:	025b      	lsls	r3, r3, #9
 9bc:	05e4      	lsls	r4, r4, #23
 9be:	0a5b      	lsrs	r3, r3, #9
 9c0:	07ed      	lsls	r5, r5, #31
 9c2:	4323      	orrs	r3, r4
 9c4:	432b      	orrs	r3, r5
 9c6:	0018      	movs	r0, r3
 9c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 9ca:	2cff      	cmp	r4, #255	; 0xff
 9cc:	d0e3      	beq.n	996 <__aeabi_fsub+0x36>
 9ce:	2180      	movs	r1, #128	; 0x80
 9d0:	04c9      	lsls	r1, r1, #19
 9d2:	430a      	orrs	r2, r1
 9d4:	281b      	cmp	r0, #27
 9d6:	dd00      	ble.n	9da <__aeabi_fsub+0x7a>
 9d8:	e090      	b.n	afc <__aeabi_fsub+0x19c>
 9da:	0016      	movs	r6, r2
 9dc:	2120      	movs	r1, #32
 9de:	40c6      	lsrs	r6, r0
 9e0:	1a08      	subs	r0, r1, r0
 9e2:	4082      	lsls	r2, r0
 9e4:	1e51      	subs	r1, r2, #1
 9e6:	418a      	sbcs	r2, r1
 9e8:	4332      	orrs	r2, r6
 9ea:	1a9b      	subs	r3, r3, r2
 9ec:	015a      	lsls	r2, r3, #5
 9ee:	d515      	bpl.n	a1c <__aeabi_fsub+0xbc>
 9f0:	019b      	lsls	r3, r3, #6
 9f2:	099e      	lsrs	r6, r3, #6
 9f4:	0030      	movs	r0, r6
 9f6:	f000 f9e1 	bl	dbc <__clzsi2>
 9fa:	3805      	subs	r0, #5
 9fc:	4086      	lsls	r6, r0
 9fe:	4284      	cmp	r4, r0
 a00:	dc6c      	bgt.n	adc <__aeabi_fsub+0x17c>
 a02:	1b04      	subs	r4, r0, r4
 a04:	0033      	movs	r3, r6
 a06:	2020      	movs	r0, #32
 a08:	3401      	adds	r4, #1
 a0a:	40e3      	lsrs	r3, r4
 a0c:	1b04      	subs	r4, r0, r4
 a0e:	40a6      	lsls	r6, r4
 a10:	1e72      	subs	r2, r6, #1
 a12:	4196      	sbcs	r6, r2
 a14:	2400      	movs	r4, #0
 a16:	4333      	orrs	r3, r6
 a18:	e7bd      	b.n	996 <__aeabi_fsub+0x36>
 a1a:	000d      	movs	r5, r1
 a1c:	075a      	lsls	r2, r3, #29
 a1e:	d1bc      	bne.n	99a <__aeabi_fsub+0x3a>
 a20:	08df      	lsrs	r7, r3, #3
 a22:	2301      	movs	r3, #1
 a24:	401d      	ands	r5, r3
 a26:	2cff      	cmp	r4, #255	; 0xff
 a28:	d133      	bne.n	a92 <__aeabi_fsub+0x132>
 a2a:	2f00      	cmp	r7, #0
 a2c:	d100      	bne.n	a30 <__aeabi_fsub+0xd0>
 a2e:	e090      	b.n	b52 <__aeabi_fsub+0x1f2>
 a30:	2280      	movs	r2, #128	; 0x80
 a32:	03d2      	lsls	r2, r2, #15
 a34:	0013      	movs	r3, r2
 a36:	433b      	orrs	r3, r7
 a38:	025b      	lsls	r3, r3, #9
 a3a:	0a5b      	lsrs	r3, r3, #9
 a3c:	24ff      	movs	r4, #255	; 0xff
 a3e:	e7bc      	b.n	9ba <__aeabi_fsub+0x5a>
 a40:	2800      	cmp	r0, #0
 a42:	dd4f      	ble.n	ae4 <__aeabi_fsub+0x184>
 a44:	2e00      	cmp	r6, #0
 a46:	d02e      	beq.n	aa6 <__aeabi_fsub+0x146>
 a48:	2cff      	cmp	r4, #255	; 0xff
 a4a:	d0a4      	beq.n	996 <__aeabi_fsub+0x36>
 a4c:	2580      	movs	r5, #128	; 0x80
 a4e:	04ed      	lsls	r5, r5, #19
 a50:	432a      	orrs	r2, r5
 a52:	281b      	cmp	r0, #27
 a54:	dd00      	ble.n	a58 <__aeabi_fsub+0xf8>
 a56:	e097      	b.n	b88 <__aeabi_fsub+0x228>
 a58:	0016      	movs	r6, r2
 a5a:	2520      	movs	r5, #32
 a5c:	40c6      	lsrs	r6, r0
 a5e:	1a28      	subs	r0, r5, r0
 a60:	4082      	lsls	r2, r0
 a62:	1e50      	subs	r0, r2, #1
 a64:	4182      	sbcs	r2, r0
 a66:	4332      	orrs	r2, r6
 a68:	189b      	adds	r3, r3, r2
 a6a:	015a      	lsls	r2, r3, #5
 a6c:	d5d5      	bpl.n	a1a <__aeabi_fsub+0xba>
 a6e:	3401      	adds	r4, #1
 a70:	2cff      	cmp	r4, #255	; 0xff
 a72:	d06d      	beq.n	b50 <__aeabi_fsub+0x1f0>
 a74:	2201      	movs	r2, #1
 a76:	487b      	ldr	r0, [pc, #492]	; (c64 <__aeabi_fsub+0x304>)
 a78:	401a      	ands	r2, r3
 a7a:	085b      	lsrs	r3, r3, #1
 a7c:	4003      	ands	r3, r0
 a7e:	4313      	orrs	r3, r2
 a80:	000d      	movs	r5, r1
 a82:	e788      	b.n	996 <__aeabi_fsub+0x36>
 a84:	2a00      	cmp	r2, #0
 a86:	d000      	beq.n	a8a <__aeabi_fsub+0x12a>
 a88:	e77a      	b.n	980 <__aeabi_fsub+0x20>
 a8a:	e777      	b.n	97c <__aeabi_fsub+0x1c>
 a8c:	1e03      	subs	r3, r0, #0
 a8e:	d1c5      	bne.n	a1c <__aeabi_fsub+0xbc>
 a90:	2500      	movs	r5, #0
 a92:	027b      	lsls	r3, r7, #9
 a94:	0a5b      	lsrs	r3, r3, #9
 a96:	b2e4      	uxtb	r4, r4
 a98:	e78f      	b.n	9ba <__aeabi_fsub+0x5a>
 a9a:	3801      	subs	r0, #1
 a9c:	2800      	cmp	r0, #0
 a9e:	d0a4      	beq.n	9ea <__aeabi_fsub+0x8a>
 aa0:	2cff      	cmp	r4, #255	; 0xff
 aa2:	d197      	bne.n	9d4 <__aeabi_fsub+0x74>
 aa4:	e777      	b.n	996 <__aeabi_fsub+0x36>
 aa6:	2a00      	cmp	r2, #0
 aa8:	d100      	bne.n	aac <__aeabi_fsub+0x14c>
 aaa:	e774      	b.n	996 <__aeabi_fsub+0x36>
 aac:	3801      	subs	r0, #1
 aae:	2800      	cmp	r0, #0
 ab0:	d0da      	beq.n	a68 <__aeabi_fsub+0x108>
 ab2:	2cff      	cmp	r4, #255	; 0xff
 ab4:	d1cd      	bne.n	a52 <__aeabi_fsub+0xf2>
 ab6:	e76e      	b.n	996 <__aeabi_fsub+0x36>
 ab8:	2800      	cmp	r0, #0
 aba:	d121      	bne.n	b00 <__aeabi_fsub+0x1a0>
 abc:	1c60      	adds	r0, r4, #1
 abe:	b2c0      	uxtb	r0, r0
 ac0:	2801      	cmp	r0, #1
 ac2:	dd58      	ble.n	b76 <__aeabi_fsub+0x216>
 ac4:	2780      	movs	r7, #128	; 0x80
 ac6:	1a9e      	subs	r6, r3, r2
 ac8:	04ff      	lsls	r7, r7, #19
 aca:	4037      	ands	r7, r6
 acc:	d02f      	beq.n	b2e <__aeabi_fsub+0x1ce>
 ace:	1ad6      	subs	r6, r2, r3
 ad0:	000d      	movs	r5, r1
 ad2:	e78f      	b.n	9f4 <__aeabi_fsub+0x94>
 ad4:	2301      	movs	r3, #1
 ad6:	401d      	ands	r5, r3
 ad8:	2300      	movs	r3, #0
 ada:	e76e      	b.n	9ba <__aeabi_fsub+0x5a>
 adc:	4b62      	ldr	r3, [pc, #392]	; (c68 <__aeabi_fsub+0x308>)
 ade:	1a24      	subs	r4, r4, r0
 ae0:	4033      	ands	r3, r6
 ae2:	e758      	b.n	996 <__aeabi_fsub+0x36>
 ae4:	2800      	cmp	r0, #0
 ae6:	d151      	bne.n	b8c <__aeabi_fsub+0x22c>
 ae8:	1c60      	adds	r0, r4, #1
 aea:	b2c6      	uxtb	r6, r0
 aec:	2e01      	cmp	r6, #1
 aee:	dd33      	ble.n	b58 <__aeabi_fsub+0x1f8>
 af0:	28ff      	cmp	r0, #255	; 0xff
 af2:	d02d      	beq.n	b50 <__aeabi_fsub+0x1f0>
 af4:	189b      	adds	r3, r3, r2
 af6:	085b      	lsrs	r3, r3, #1
 af8:	0004      	movs	r4, r0
 afa:	e74c      	b.n	996 <__aeabi_fsub+0x36>
 afc:	2201      	movs	r2, #1
 afe:	e774      	b.n	9ea <__aeabi_fsub+0x8a>
 b00:	2c00      	cmp	r4, #0
 b02:	d01a      	beq.n	b3a <__aeabi_fsub+0x1da>
 b04:	2eff      	cmp	r6, #255	; 0xff
 b06:	d01f      	beq.n	b48 <__aeabi_fsub+0x1e8>
 b08:	2480      	movs	r4, #128	; 0x80
 b0a:	04e4      	lsls	r4, r4, #19
 b0c:	4240      	negs	r0, r0
 b0e:	4323      	orrs	r3, r4
 b10:	281b      	cmp	r0, #27
 b12:	dd00      	ble.n	b16 <__aeabi_fsub+0x1b6>
 b14:	e096      	b.n	c44 <__aeabi_fsub+0x2e4>
 b16:	001d      	movs	r5, r3
 b18:	2420      	movs	r4, #32
 b1a:	40c5      	lsrs	r5, r0
 b1c:	1a20      	subs	r0, r4, r0
 b1e:	4083      	lsls	r3, r0
 b20:	1e58      	subs	r0, r3, #1
 b22:	4183      	sbcs	r3, r0
 b24:	432b      	orrs	r3, r5
 b26:	1ad3      	subs	r3, r2, r3
 b28:	0034      	movs	r4, r6
 b2a:	000d      	movs	r5, r1
 b2c:	e75e      	b.n	9ec <__aeabi_fsub+0x8c>
 b2e:	2e00      	cmp	r6, #0
 b30:	d000      	beq.n	b34 <__aeabi_fsub+0x1d4>
 b32:	e75f      	b.n	9f4 <__aeabi_fsub+0x94>
 b34:	2500      	movs	r5, #0
 b36:	2400      	movs	r4, #0
 b38:	e7ab      	b.n	a92 <__aeabi_fsub+0x132>
 b3a:	2b00      	cmp	r3, #0
 b3c:	d044      	beq.n	bc8 <__aeabi_fsub+0x268>
 b3e:	43c0      	mvns	r0, r0
 b40:	2800      	cmp	r0, #0
 b42:	d0f0      	beq.n	b26 <__aeabi_fsub+0x1c6>
 b44:	2eff      	cmp	r6, #255	; 0xff
 b46:	d1e3      	bne.n	b10 <__aeabi_fsub+0x1b0>
 b48:	0013      	movs	r3, r2
 b4a:	24ff      	movs	r4, #255	; 0xff
 b4c:	000d      	movs	r5, r1
 b4e:	e722      	b.n	996 <__aeabi_fsub+0x36>
 b50:	000d      	movs	r5, r1
 b52:	24ff      	movs	r4, #255	; 0xff
 b54:	2300      	movs	r3, #0
 b56:	e730      	b.n	9ba <__aeabi_fsub+0x5a>
 b58:	2c00      	cmp	r4, #0
 b5a:	d15d      	bne.n	c18 <__aeabi_fsub+0x2b8>
 b5c:	2b00      	cmp	r3, #0
 b5e:	d07d      	beq.n	c5c <__aeabi_fsub+0x2fc>
 b60:	2a00      	cmp	r2, #0
 b62:	d100      	bne.n	b66 <__aeabi_fsub+0x206>
 b64:	e717      	b.n	996 <__aeabi_fsub+0x36>
 b66:	189b      	adds	r3, r3, r2
 b68:	015a      	lsls	r2, r3, #5
 b6a:	d400      	bmi.n	b6e <__aeabi_fsub+0x20e>
 b6c:	e756      	b.n	a1c <__aeabi_fsub+0xbc>
 b6e:	4a3e      	ldr	r2, [pc, #248]	; (c68 <__aeabi_fsub+0x308>)
 b70:	0004      	movs	r4, r0
 b72:	4013      	ands	r3, r2
 b74:	e70f      	b.n	996 <__aeabi_fsub+0x36>
 b76:	2c00      	cmp	r4, #0
 b78:	d11e      	bne.n	bb8 <__aeabi_fsub+0x258>
 b7a:	2b00      	cmp	r3, #0
 b7c:	d12f      	bne.n	bde <__aeabi_fsub+0x27e>
 b7e:	2a00      	cmp	r2, #0
 b80:	d065      	beq.n	c4e <__aeabi_fsub+0x2ee>
 b82:	0013      	movs	r3, r2
 b84:	000d      	movs	r5, r1
 b86:	e706      	b.n	996 <__aeabi_fsub+0x36>
 b88:	2201      	movs	r2, #1
 b8a:	e76d      	b.n	a68 <__aeabi_fsub+0x108>
 b8c:	2c00      	cmp	r4, #0
 b8e:	d11f      	bne.n	bd0 <__aeabi_fsub+0x270>
 b90:	2b00      	cmp	r3, #0
 b92:	d059      	beq.n	c48 <__aeabi_fsub+0x2e8>
 b94:	43c0      	mvns	r0, r0
 b96:	2800      	cmp	r0, #0
 b98:	d00b      	beq.n	bb2 <__aeabi_fsub+0x252>
 b9a:	2eff      	cmp	r6, #255	; 0xff
 b9c:	d04f      	beq.n	c3e <__aeabi_fsub+0x2de>
 b9e:	281b      	cmp	r0, #27
 ba0:	dc5e      	bgt.n	c60 <__aeabi_fsub+0x300>
 ba2:	001d      	movs	r5, r3
 ba4:	2420      	movs	r4, #32
 ba6:	40c5      	lsrs	r5, r0
 ba8:	1a20      	subs	r0, r4, r0
 baa:	4083      	lsls	r3, r0
 bac:	1e58      	subs	r0, r3, #1
 bae:	4183      	sbcs	r3, r0
 bb0:	432b      	orrs	r3, r5
 bb2:	189b      	adds	r3, r3, r2
 bb4:	0034      	movs	r4, r6
 bb6:	e758      	b.n	a6a <__aeabi_fsub+0x10a>
 bb8:	2b00      	cmp	r3, #0
 bba:	d11c      	bne.n	bf6 <__aeabi_fsub+0x296>
 bbc:	2a00      	cmp	r2, #0
 bbe:	d049      	beq.n	c54 <__aeabi_fsub+0x2f4>
 bc0:	0013      	movs	r3, r2
 bc2:	000d      	movs	r5, r1
 bc4:	24ff      	movs	r4, #255	; 0xff
 bc6:	e6e6      	b.n	996 <__aeabi_fsub+0x36>
 bc8:	0013      	movs	r3, r2
 bca:	0034      	movs	r4, r6
 bcc:	000d      	movs	r5, r1
 bce:	e6e2      	b.n	996 <__aeabi_fsub+0x36>
 bd0:	2eff      	cmp	r6, #255	; 0xff
 bd2:	d034      	beq.n	c3e <__aeabi_fsub+0x2de>
 bd4:	2480      	movs	r4, #128	; 0x80
 bd6:	04e4      	lsls	r4, r4, #19
 bd8:	4240      	negs	r0, r0
 bda:	4323      	orrs	r3, r4
 bdc:	e7df      	b.n	b9e <__aeabi_fsub+0x23e>
 bde:	2a00      	cmp	r2, #0
 be0:	d100      	bne.n	be4 <__aeabi_fsub+0x284>
 be2:	e6d8      	b.n	996 <__aeabi_fsub+0x36>
 be4:	2780      	movs	r7, #128	; 0x80
 be6:	1a98      	subs	r0, r3, r2
 be8:	04ff      	lsls	r7, r7, #19
 bea:	4007      	ands	r7, r0
 bec:	d100      	bne.n	bf0 <__aeabi_fsub+0x290>
 bee:	e74d      	b.n	a8c <__aeabi_fsub+0x12c>
 bf0:	1ad3      	subs	r3, r2, r3
 bf2:	000d      	movs	r5, r1
 bf4:	e6cf      	b.n	996 <__aeabi_fsub+0x36>
 bf6:	24ff      	movs	r4, #255	; 0xff
 bf8:	2a00      	cmp	r2, #0
 bfa:	d100      	bne.n	bfe <__aeabi_fsub+0x29e>
 bfc:	e6cb      	b.n	996 <__aeabi_fsub+0x36>
 bfe:	2080      	movs	r0, #128	; 0x80
 c00:	08db      	lsrs	r3, r3, #3
 c02:	03c0      	lsls	r0, r0, #15
 c04:	4203      	tst	r3, r0
 c06:	d004      	beq.n	c12 <__aeabi_fsub+0x2b2>
 c08:	08d2      	lsrs	r2, r2, #3
 c0a:	4202      	tst	r2, r0
 c0c:	d101      	bne.n	c12 <__aeabi_fsub+0x2b2>
 c0e:	0013      	movs	r3, r2
 c10:	000d      	movs	r5, r1
 c12:	00db      	lsls	r3, r3, #3
 c14:	24ff      	movs	r4, #255	; 0xff
 c16:	e6be      	b.n	996 <__aeabi_fsub+0x36>
 c18:	2b00      	cmp	r3, #0
 c1a:	d010      	beq.n	c3e <__aeabi_fsub+0x2de>
 c1c:	24ff      	movs	r4, #255	; 0xff
 c1e:	2a00      	cmp	r2, #0
 c20:	d100      	bne.n	c24 <__aeabi_fsub+0x2c4>
 c22:	e6b8      	b.n	996 <__aeabi_fsub+0x36>
 c24:	2080      	movs	r0, #128	; 0x80
 c26:	08db      	lsrs	r3, r3, #3
 c28:	03c0      	lsls	r0, r0, #15
 c2a:	4203      	tst	r3, r0
 c2c:	d003      	beq.n	c36 <__aeabi_fsub+0x2d6>
 c2e:	08d2      	lsrs	r2, r2, #3
 c30:	4202      	tst	r2, r0
 c32:	d100      	bne.n	c36 <__aeabi_fsub+0x2d6>
 c34:	0013      	movs	r3, r2
 c36:	00db      	lsls	r3, r3, #3
 c38:	000d      	movs	r5, r1
 c3a:	24ff      	movs	r4, #255	; 0xff
 c3c:	e6ab      	b.n	996 <__aeabi_fsub+0x36>
 c3e:	0013      	movs	r3, r2
 c40:	24ff      	movs	r4, #255	; 0xff
 c42:	e6a8      	b.n	996 <__aeabi_fsub+0x36>
 c44:	2301      	movs	r3, #1
 c46:	e76e      	b.n	b26 <__aeabi_fsub+0x1c6>
 c48:	0013      	movs	r3, r2
 c4a:	0034      	movs	r4, r6
 c4c:	e6a3      	b.n	996 <__aeabi_fsub+0x36>
 c4e:	2700      	movs	r7, #0
 c50:	2500      	movs	r5, #0
 c52:	e71e      	b.n	a92 <__aeabi_fsub+0x132>
 c54:	2780      	movs	r7, #128	; 0x80
 c56:	2500      	movs	r5, #0
 c58:	03ff      	lsls	r7, r7, #15
 c5a:	e6e9      	b.n	a30 <__aeabi_fsub+0xd0>
 c5c:	0013      	movs	r3, r2
 c5e:	e69a      	b.n	996 <__aeabi_fsub+0x36>
 c60:	2301      	movs	r3, #1
 c62:	e7a6      	b.n	bb2 <__aeabi_fsub+0x252>
 c64:	7dffffff 	.word	0x7dffffff
 c68:	fbffffff 	.word	0xfbffffff

00000c6c <__aeabi_f2iz>:
 c6c:	0243      	lsls	r3, r0, #9
 c6e:	0a59      	lsrs	r1, r3, #9
 c70:	0043      	lsls	r3, r0, #1
 c72:	0fc2      	lsrs	r2, r0, #31
 c74:	0e1b      	lsrs	r3, r3, #24
 c76:	2000      	movs	r0, #0
 c78:	2b7e      	cmp	r3, #126	; 0x7e
 c7a:	dd0e      	ble.n	c9a <__aeabi_f2iz+0x2e>
 c7c:	2b9d      	cmp	r3, #157	; 0x9d
 c7e:	dc0d      	bgt.n	c9c <__aeabi_f2iz+0x30>
 c80:	2080      	movs	r0, #128	; 0x80
 c82:	0400      	lsls	r0, r0, #16
 c84:	4301      	orrs	r1, r0
 c86:	2b95      	cmp	r3, #149	; 0x95
 c88:	dc0b      	bgt.n	ca2 <__aeabi_f2iz+0x36>
 c8a:	2096      	movs	r0, #150	; 0x96
 c8c:	1ac3      	subs	r3, r0, r3
 c8e:	40d9      	lsrs	r1, r3
 c90:	000b      	movs	r3, r1
 c92:	4258      	negs	r0, r3
 c94:	2a00      	cmp	r2, #0
 c96:	d100      	bne.n	c9a <__aeabi_f2iz+0x2e>
 c98:	0018      	movs	r0, r3
 c9a:	4770      	bx	lr
 c9c:	4b03      	ldr	r3, [pc, #12]	; (cac <__aeabi_f2iz+0x40>)
 c9e:	18d0      	adds	r0, r2, r3
 ca0:	e7fb      	b.n	c9a <__aeabi_f2iz+0x2e>
 ca2:	3b96      	subs	r3, #150	; 0x96
 ca4:	4099      	lsls	r1, r3
 ca6:	000b      	movs	r3, r1
 ca8:	e7f3      	b.n	c92 <__aeabi_f2iz+0x26>
 caa:	46c0      	nop			; (mov r8, r8)
 cac:	7fffffff 	.word	0x7fffffff

00000cb0 <__aeabi_i2f>:
 cb0:	b570      	push	{r4, r5, r6, lr}
 cb2:	2800      	cmp	r0, #0
 cb4:	d030      	beq.n	d18 <__aeabi_i2f+0x68>
 cb6:	17c3      	asrs	r3, r0, #31
 cb8:	18c5      	adds	r5, r0, r3
 cba:	405d      	eors	r5, r3
 cbc:	0fc4      	lsrs	r4, r0, #31
 cbe:	0028      	movs	r0, r5
 cc0:	f000 f87c 	bl	dbc <__clzsi2>
 cc4:	239e      	movs	r3, #158	; 0x9e
 cc6:	1a1b      	subs	r3, r3, r0
 cc8:	2b96      	cmp	r3, #150	; 0x96
 cca:	dc0d      	bgt.n	ce8 <__aeabi_i2f+0x38>
 ccc:	2296      	movs	r2, #150	; 0x96
 cce:	1ad2      	subs	r2, r2, r3
 cd0:	4095      	lsls	r5, r2
 cd2:	026a      	lsls	r2, r5, #9
 cd4:	0a52      	lsrs	r2, r2, #9
 cd6:	b2d8      	uxtb	r0, r3
 cd8:	0252      	lsls	r2, r2, #9
 cda:	05c0      	lsls	r0, r0, #23
 cdc:	0a52      	lsrs	r2, r2, #9
 cde:	07e4      	lsls	r4, r4, #31
 ce0:	4302      	orrs	r2, r0
 ce2:	4322      	orrs	r2, r4
 ce4:	0010      	movs	r0, r2
 ce6:	bd70      	pop	{r4, r5, r6, pc}
 ce8:	2b99      	cmp	r3, #153	; 0x99
 cea:	dc19      	bgt.n	d20 <__aeabi_i2f+0x70>
 cec:	2299      	movs	r2, #153	; 0x99
 cee:	1ad2      	subs	r2, r2, r3
 cf0:	4095      	lsls	r5, r2
 cf2:	4a12      	ldr	r2, [pc, #72]	; (d3c <__aeabi_i2f+0x8c>)
 cf4:	402a      	ands	r2, r5
 cf6:	0769      	lsls	r1, r5, #29
 cf8:	d004      	beq.n	d04 <__aeabi_i2f+0x54>
 cfa:	210f      	movs	r1, #15
 cfc:	400d      	ands	r5, r1
 cfe:	2d04      	cmp	r5, #4
 d00:	d000      	beq.n	d04 <__aeabi_i2f+0x54>
 d02:	3204      	adds	r2, #4
 d04:	0151      	lsls	r1, r2, #5
 d06:	d503      	bpl.n	d10 <__aeabi_i2f+0x60>
 d08:	4b0c      	ldr	r3, [pc, #48]	; (d3c <__aeabi_i2f+0x8c>)
 d0a:	401a      	ands	r2, r3
 d0c:	239f      	movs	r3, #159	; 0x9f
 d0e:	1a1b      	subs	r3, r3, r0
 d10:	0192      	lsls	r2, r2, #6
 d12:	0a52      	lsrs	r2, r2, #9
 d14:	b2d8      	uxtb	r0, r3
 d16:	e7df      	b.n	cd8 <__aeabi_i2f+0x28>
 d18:	2400      	movs	r4, #0
 d1a:	2000      	movs	r0, #0
 d1c:	2200      	movs	r2, #0
 d1e:	e7db      	b.n	cd8 <__aeabi_i2f+0x28>
 d20:	2205      	movs	r2, #5
 d22:	002e      	movs	r6, r5
 d24:	1a12      	subs	r2, r2, r0
 d26:	21b9      	movs	r1, #185	; 0xb9
 d28:	40d6      	lsrs	r6, r2
 d2a:	002a      	movs	r2, r5
 d2c:	1ac9      	subs	r1, r1, r3
 d2e:	408a      	lsls	r2, r1
 d30:	1e55      	subs	r5, r2, #1
 d32:	41aa      	sbcs	r2, r5
 d34:	0035      	movs	r5, r6
 d36:	4315      	orrs	r5, r2
 d38:	e7db      	b.n	cf2 <__aeabi_i2f+0x42>
 d3a:	46c0      	nop			; (mov r8, r8)
 d3c:	fbffffff 	.word	0xfbffffff

00000d40 <__aeabi_ui2f>:
 d40:	b570      	push	{r4, r5, r6, lr}
 d42:	1e04      	subs	r4, r0, #0
 d44:	d028      	beq.n	d98 <__aeabi_ui2f+0x58>
 d46:	f000 f839 	bl	dbc <__clzsi2>
 d4a:	239e      	movs	r3, #158	; 0x9e
 d4c:	1a1b      	subs	r3, r3, r0
 d4e:	2b96      	cmp	r3, #150	; 0x96
 d50:	dc0a      	bgt.n	d68 <__aeabi_ui2f+0x28>
 d52:	2296      	movs	r2, #150	; 0x96
 d54:	1ad2      	subs	r2, r2, r3
 d56:	4094      	lsls	r4, r2
 d58:	0262      	lsls	r2, r4, #9
 d5a:	0a52      	lsrs	r2, r2, #9
 d5c:	b2d8      	uxtb	r0, r3
 d5e:	0252      	lsls	r2, r2, #9
 d60:	0a52      	lsrs	r2, r2, #9
 d62:	05c0      	lsls	r0, r0, #23
 d64:	4310      	orrs	r0, r2
 d66:	bd70      	pop	{r4, r5, r6, pc}
 d68:	2b99      	cmp	r3, #153	; 0x99
 d6a:	dc18      	bgt.n	d9e <__aeabi_ui2f+0x5e>
 d6c:	2299      	movs	r2, #153	; 0x99
 d6e:	1ad2      	subs	r2, r2, r3
 d70:	4094      	lsls	r4, r2
 d72:	4a11      	ldr	r2, [pc, #68]	; (db8 <__aeabi_ui2f+0x78>)
 d74:	4022      	ands	r2, r4
 d76:	0761      	lsls	r1, r4, #29
 d78:	d004      	beq.n	d84 <__aeabi_ui2f+0x44>
 d7a:	210f      	movs	r1, #15
 d7c:	400c      	ands	r4, r1
 d7e:	2c04      	cmp	r4, #4
 d80:	d000      	beq.n	d84 <__aeabi_ui2f+0x44>
 d82:	3204      	adds	r2, #4
 d84:	0151      	lsls	r1, r2, #5
 d86:	d503      	bpl.n	d90 <__aeabi_ui2f+0x50>
 d88:	4b0b      	ldr	r3, [pc, #44]	; (db8 <__aeabi_ui2f+0x78>)
 d8a:	401a      	ands	r2, r3
 d8c:	239f      	movs	r3, #159	; 0x9f
 d8e:	1a1b      	subs	r3, r3, r0
 d90:	0192      	lsls	r2, r2, #6
 d92:	0a52      	lsrs	r2, r2, #9
 d94:	b2d8      	uxtb	r0, r3
 d96:	e7e2      	b.n	d5e <__aeabi_ui2f+0x1e>
 d98:	2000      	movs	r0, #0
 d9a:	2200      	movs	r2, #0
 d9c:	e7df      	b.n	d5e <__aeabi_ui2f+0x1e>
 d9e:	2205      	movs	r2, #5
 da0:	0025      	movs	r5, r4
 da2:	1a12      	subs	r2, r2, r0
 da4:	21b9      	movs	r1, #185	; 0xb9
 da6:	40d5      	lsrs	r5, r2
 da8:	0022      	movs	r2, r4
 daa:	1ac9      	subs	r1, r1, r3
 dac:	408a      	lsls	r2, r1
 dae:	1e54      	subs	r4, r2, #1
 db0:	41a2      	sbcs	r2, r4
 db2:	002c      	movs	r4, r5
 db4:	4314      	orrs	r4, r2
 db6:	e7dc      	b.n	d72 <__aeabi_ui2f+0x32>
 db8:	fbffffff 	.word	0xfbffffff

00000dbc <__clzsi2>:
 dbc:	211c      	movs	r1, #28
 dbe:	2301      	movs	r3, #1
 dc0:	041b      	lsls	r3, r3, #16
 dc2:	4298      	cmp	r0, r3
 dc4:	d301      	bcc.n	dca <__clzsi2+0xe>
 dc6:	0c00      	lsrs	r0, r0, #16
 dc8:	3910      	subs	r1, #16
 dca:	0a1b      	lsrs	r3, r3, #8
 dcc:	4298      	cmp	r0, r3
 dce:	d301      	bcc.n	dd4 <__clzsi2+0x18>
 dd0:	0a00      	lsrs	r0, r0, #8
 dd2:	3908      	subs	r1, #8
 dd4:	091b      	lsrs	r3, r3, #4
 dd6:	4298      	cmp	r0, r3
 dd8:	d301      	bcc.n	dde <__clzsi2+0x22>
 dda:	0900      	lsrs	r0, r0, #4
 ddc:	3904      	subs	r1, #4
 dde:	a202      	add	r2, pc, #8	; (adr r2, de8 <__clzsi2+0x2c>)
 de0:	5c10      	ldrb	r0, [r2, r0]
 de2:	1840      	adds	r0, r0, r1
 de4:	4770      	bx	lr
 de6:	46c0      	nop			; (mov r8, r8)
 de8:	02020304 	.word	0x02020304
 dec:	01010101 	.word	0x01010101
	...

00000df8 <__libc_init_array>:
 df8:	4b0e      	ldr	r3, [pc, #56]	; (e34 <__libc_init_array+0x3c>)
 dfa:	b570      	push	{r4, r5, r6, lr}
 dfc:	2500      	movs	r5, #0
 dfe:	001e      	movs	r6, r3
 e00:	4c0d      	ldr	r4, [pc, #52]	; (e38 <__libc_init_array+0x40>)
 e02:	1ae4      	subs	r4, r4, r3
 e04:	10a4      	asrs	r4, r4, #2
 e06:	42a5      	cmp	r5, r4
 e08:	d004      	beq.n	e14 <__libc_init_array+0x1c>
 e0a:	00ab      	lsls	r3, r5, #2
 e0c:	58f3      	ldr	r3, [r6, r3]
 e0e:	4798      	blx	r3
 e10:	3501      	adds	r5, #1
 e12:	e7f8      	b.n	e06 <__libc_init_array+0xe>
 e14:	f000 f876 	bl	f04 <_init>
 e18:	4b08      	ldr	r3, [pc, #32]	; (e3c <__libc_init_array+0x44>)
 e1a:	2500      	movs	r5, #0
 e1c:	001e      	movs	r6, r3
 e1e:	4c08      	ldr	r4, [pc, #32]	; (e40 <__libc_init_array+0x48>)
 e20:	1ae4      	subs	r4, r4, r3
 e22:	10a4      	asrs	r4, r4, #2
 e24:	42a5      	cmp	r5, r4
 e26:	d004      	beq.n	e32 <__libc_init_array+0x3a>
 e28:	00ab      	lsls	r3, r5, #2
 e2a:	58f3      	ldr	r3, [r6, r3]
 e2c:	4798      	blx	r3
 e2e:	3501      	adds	r5, #1
 e30:	e7f8      	b.n	e24 <__libc_init_array+0x2c>
 e32:	bd70      	pop	{r4, r5, r6, pc}
 e34:	00000f10 	.word	0x00000f10
 e38:	00000f10 	.word	0x00000f10
 e3c:	00000f10 	.word	0x00000f10
 e40:	00000f14 	.word	0x00000f14
 e44:	00000656 	.word	0x00000656
 e48:	0000057a 	.word	0x0000057a
 e4c:	00000638 	.word	0x00000638
 e50:	00000610 	.word	0x00000610
 e54:	00000638 	.word	0x00000638
 e58:	00000604 	.word	0x00000604
 e5c:	00000638 	.word	0x00000638
 e60:	00000610 	.word	0x00000610
 e64:	0000057a 	.word	0x0000057a
 e68:	0000057a 	.word	0x0000057a
 e6c:	00000604 	.word	0x00000604
 e70:	00000610 	.word	0x00000610
 e74:	000006bc 	.word	0x000006bc
 e78:	000006bc 	.word	0x000006bc
 e7c:	000006bc 	.word	0x000006bc
 e80:	0000063e 	.word	0x0000063e
 e84:	0000057a 	.word	0x0000057a
 e88:	0000057a 	.word	0x0000057a
 e8c:	00000624 	.word	0x00000624
 e90:	0000060e 	.word	0x0000060e
 e94:	00000624 	.word	0x00000624
 e98:	00000604 	.word	0x00000604
 e9c:	00000624 	.word	0x00000624
 ea0:	0000060e 	.word	0x0000060e
 ea4:	0000057a 	.word	0x0000057a
 ea8:	0000057a 	.word	0x0000057a
 eac:	00000604 	.word	0x00000604
 eb0:	0000060e 	.word	0x0000060e
 eb4:	000006bc 	.word	0x000006bc
 eb8:	000006bc 	.word	0x000006bc
 ebc:	000006bc 	.word	0x000006bc
 ec0:	000006c8 	.word	0x000006c8
 ec4:	00000854 	.word	0x00000854
 ec8:	000007b2 	.word	0x000007b2
 ecc:	000007b2 	.word	0x000007b2
 ed0:	000007b0 	.word	0x000007b0
 ed4:	00000846 	.word	0x00000846
 ed8:	00000846 	.word	0x00000846
 edc:	0000083c 	.word	0x0000083c
 ee0:	000007b0 	.word	0x000007b0
 ee4:	00000846 	.word	0x00000846
 ee8:	0000083c 	.word	0x0000083c
 eec:	00000846 	.word	0x00000846
 ef0:	000007b0 	.word	0x000007b0
 ef4:	0000084c 	.word	0x0000084c
 ef8:	0000084c 	.word	0x0000084c
 efc:	0000084c 	.word	0x0000084c
 f00:	000008d6 	.word	0x000008d6

00000f04 <_init>:
 f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 f06:	46c0      	nop			; (mov r8, r8)
 f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 f0a:	bc08      	pop	{r3}
 f0c:	469e      	mov	lr, r3
 f0e:	4770      	bx	lr

00000f10 <__init_array_start>:
 f10:	000000cd 	.word	0x000000cd

00000f14 <_fini>:
 f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 f16:	46c0      	nop			; (mov r8, r8)
 f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 f1a:	bc08      	pop	{r3}
 f1c:	469e      	mov	lr, r3
 f1e:	4770      	bx	lr

00000f20 <__fini_array_start>:
 f20:	000000a5 	.word	0x000000a5
