Package `filter_blocks`
=======================
This package provides fixpoint descriptions for various
filter topologies. The filter blocks can be simulated and converted
to Verilog and VHDL netlists.

:class:`pyfda.filter_blocks.fda.filter_hw.FilterHardware`
---------------------------------------------------------

.. automodule:: pyfda.filter_blocks.fda.filter_hw
    :show-inheritance:
    :members:

:class:`pyfda.filter_blocks.fda.fir.FilterFIR`
----------------------------------------------

.. automodule:: pyfda.filter_blocks.fda.fir
    :show-inheritance:
    :members:

:class:`pyfda.filter_blocks.fda.iir.FilterIIR`
----------------------------------------------

.. autoclass:: pyfda.filter_blocks.fda.iir.FilterIIR
    :show-inheritance:
    :members:
    
:class:`pyfda.plot_widgets.plot_hf.Plot_Hf`
-------------------------------------------

.. autoclass:: pyfda.plot_widgets.plot_hf.Plot_Hf
	:members:	

:mod:`pyfda.filter_blocks.support`
----------------------------------

.. automodule:: pyfda.filter_blocks.support
    :members:
