// Seed: 1001882942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_6 = ~1;
  wire id_7, id_8, id_9, id_10;
  assign id_8 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output wire id_9,
    output wire id_10,
    input wor id_11#(
        .id_21(1),
        .id_22(1),
        .id_23(1 & 1),
        .id_24(id_21),
        .id_25(1'b0),
        .id_26(1'b0),
        .id_27(-1'd0 + id_22)
    ),
    output supply1 id_12,
    input tri id_13,
    input tri id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17,
    output uwire id_18,
    output wire id_19,
    id_28,
    id_29
);
  assign id_10 = ~^id_5;
  module_0 modCall_1 (
      id_29,
      id_22,
      id_28,
      id_28,
      id_28
  );
  assign id_12 = -1;
  assign id_28 = 1;
endmodule
