// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_HH_
#define _max_pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "max_pool_fcmp_32nbkb.h"
#include "max_pool_mac_mulacud.h"

namespace ap_rtl {

struct max_pool : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_in< sc_lv<32> > conv_out_q0;
    sc_out< sc_lv<12> > conv_out_address1;
    sc_out< sc_logic > conv_out_ce1;
    sc_in< sc_lv<32> > conv_out_q1;
    sc_out< sc_lv<10> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool(sc_module_name name);
    SC_HAS_PROCESS(max_pool);

    ~max_pool();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    max_pool_fcmp_32nbkb<1,2,32,32,1>* max_pool_fcmp_32nbkb_U1;
    max_pool_fcmp_32nbkb<1,2,32,32,1>* max_pool_fcmp_32nbkb_U2;
    max_pool_mac_mulacud<1,1,5,4,4,8>* max_pool_mac_mulacud_U3;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten23_reg_148;
    sc_signal< sc_lv<3> > f_0_reg_159;
    sc_signal< sc_lv<8> > indvar_flatten_reg_170;
    sc_signal< sc_lv<4> > r_0_reg_181;
    sc_signal< sc_lv<4> > c_0_reg_192;
    sc_signal< sc_lv<32> > reg_214;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_966;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_966_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln10_fu_235_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_966_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln10_fu_241_p2;
    sc_signal< sc_lv<10> > add_ln10_reg_970;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_253_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_975;
    sc_signal< sc_lv<4> > select_ln29_4_fu_259_p3;
    sc_signal< sc_lv<4> > select_ln29_4_reg_980;
    sc_signal< sc_lv<3> > select_ln29_5_fu_267_p3;
    sc_signal< sc_lv<3> > select_ln29_5_reg_985;
    sc_signal< sc_lv<1> > and_ln29_7_fu_303_p2;
    sc_signal< sc_lv<1> > and_ln29_7_reg_992;
    sc_signal< sc_lv<4> > r_fu_309_p2;
    sc_signal< sc_lv<4> > r_reg_997;
    sc_signal< sc_lv<4> > select_ln13_fu_321_p3;
    sc_signal< sc_lv<4> > select_ln13_reg_1002;
    sc_signal< sc_lv<10> > mul_ln29_fu_349_p2;
    sc_signal< sc_lv<10> > mul_ln29_reg_1009;
    sc_signal< sc_lv<5> > select_ln13_3_fu_361_p3;
    sc_signal< sc_lv<5> > select_ln13_3_reg_1015;
    sc_signal< sc_lv<8> > add_ln13_fu_369_p2;
    sc_signal< sc_lv<8> > add_ln13_reg_1020;
    sc_signal< sc_lv<4> > select_ln13_1_fu_381_p3;
    sc_signal< sc_lv<4> > select_ln13_1_reg_1025;
    sc_signal< sc_lv<13> > add_ln29_3_fu_484_p2;
    sc_signal< sc_lv<13> > add_ln29_3_reg_1035;
    sc_signal< sc_lv<13> > add_ln29_7_fu_574_p2;
    sc_signal< sc_lv<13> > add_ln29_7_reg_1045;
    sc_signal< sc_lv<13> > add_ln29_7_reg_1045_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln36_1_fu_607_p2;
    sc_signal< sc_lv<11> > add_ln36_1_reg_1050;
    sc_signal< sc_lv<11> > add_ln36_1_reg_1050_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln36_1_reg_1050_pp0_iter2_reg;
    sc_signal< sc_lv<4> > c_fu_613_p2;
    sc_signal< sc_lv<4> > c_reg_1055;
    sc_signal< sc_lv<8> > select_ln13_4_fu_618_p3;
    sc_signal< sc_lv<8> > select_ln13_4_reg_1060;
    sc_signal< sc_lv<32> > conv_out_load_1_reg_1070;
    sc_signal< sc_lv<32> > select_ln29_fu_670_p3;
    sc_signal< sc_lv<32> > select_ln29_reg_1077;
    sc_signal< sc_lv<32> > conv_out_load_2_reg_1084;
    sc_signal< sc_lv<32> > select_ln29_1_fu_765_p3;
    sc_signal< sc_lv<32> > select_ln29_1_reg_1096;
    sc_signal< sc_lv<32> > select_ln29_2_fu_854_p3;
    sc_signal< sc_lv<32> > select_ln29_2_reg_1103;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten23_phi_fu_152_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_163_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_174_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_185_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_196_p4;
    sc_signal< sc_lv<64> > zext_ln29_6_fu_447_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln29_11_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln29_8_fu_624_p1;
    sc_signal< sc_lv<64> > zext_ln29_13_fu_679_p1;
    sc_signal< sc_lv<64> > zext_ln36_3_fu_952_p1;
    sc_signal< sc_lv<32> > grp_fu_203_p0;
    sc_signal< sc_lv<32> > grp_fu_203_p1;
    sc_signal< sc_lv<32> > grp_fu_209_p0;
    sc_signal< sc_lv<32> > grp_fu_209_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_221_p3;
    sc_signal< sc_lv<3> > f_fu_247_p2;
    sc_signal< sc_lv<5> > or_ln26_fu_229_p2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_297_p2;
    sc_signal< sc_lv<1> > xor_ln29_fu_291_p2;
    sc_signal< sc_lv<1> > or_ln13_fu_315_p2;
    sc_signal< sc_lv<5> > shl_ln26_mid1_fu_329_p3;
    sc_signal< sc_lv<5> > select_ln29_6_fu_275_p3;
    sc_signal< sc_lv<5> > select_ln13_2_fu_337_p3;
    sc_signal< sc_lv<5> > mul_ln29_fu_349_p1;
    sc_signal< sc_lv<5> > or_ln26_1_fu_355_p2;
    sc_signal< sc_lv<5> > select_ln29_7_fu_283_p3;
    sc_signal< sc_lv<5> > mul_ln29_1_fu_393_p1;
    sc_signal< sc_lv<5> > shl_ln1_fu_399_p3;
    sc_signal< sc_lv<10> > zext_ln29_4_fu_406_p1;
    sc_signal< sc_lv<10> > add_ln29_fu_410_p2;
    sc_signal< sc_lv<11> > tmp_fu_423_p3;
    sc_signal< sc_lv<13> > p_shl8_cast_fu_415_p3;
    sc_signal< sc_lv<13> > zext_ln29_5_fu_431_p1;
    sc_signal< sc_lv<13> > zext_ln29_1_fu_378_p1;
    sc_signal< sc_lv<13> > sub_ln29_fu_435_p2;
    sc_signal< sc_lv<13> > add_ln29_1_fu_441_p2;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_393_p2;
    sc_signal< sc_lv<10> > add_ln29_2_fu_452_p2;
    sc_signal< sc_lv<11> > tmp_1_fu_466_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_458_p3;
    sc_signal< sc_lv<13> > zext_ln29_7_fu_474_p1;
    sc_signal< sc_lv<13> > sub_ln29_1_fu_478_p2;
    sc_signal< sc_lv<5> > or_ln27_fu_490_p2;
    sc_signal< sc_lv<10> > zext_ln29_9_fu_496_p1;
    sc_signal< sc_lv<10> > add_ln29_4_fu_500_p2;
    sc_signal< sc_lv<11> > tmp_13_fu_513_p3;
    sc_signal< sc_lv<13> > p_shl4_cast_fu_505_p3;
    sc_signal< sc_lv<13> > zext_ln29_10_fu_521_p1;
    sc_signal< sc_lv<13> > sub_ln29_2_fu_525_p2;
    sc_signal< sc_lv<13> > add_ln29_5_fu_531_p2;
    sc_signal< sc_lv<10> > add_ln29_6_fu_542_p2;
    sc_signal< sc_lv<11> > tmp_14_fu_556_p3;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_548_p3;
    sc_signal< sc_lv<13> > zext_ln29_12_fu_564_p1;
    sc_signal< sc_lv<13> > sub_ln29_3_fu_568_p2;
    sc_signal< sc_lv<8> > grp_fu_956_p3;
    sc_signal< sc_lv<9> > tmp_15_fu_590_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_583_p3;
    sc_signal< sc_lv<11> > zext_ln36_2_fu_597_p1;
    sc_signal< sc_lv<11> > zext_ln29_fu_375_p1;
    sc_signal< sc_lv<11> > sub_ln36_fu_601_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_628_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_632_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_642_p1;
    sc_signal< sc_lv<1> > icmp_ln29_1_fu_652_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_646_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_658_p2;
    sc_signal< sc_lv<1> > grp_fu_203_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_664_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_1_fu_683_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_700_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_686_p4;
    sc_signal< sc_lv<23> > trunc_ln29_1_fu_696_p1;
    sc_signal< sc_lv<1> > icmp_ln29_3_fu_723_p2;
    sc_signal< sc_lv<1> > icmp_ln29_2_fu_717_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_703_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_713_p1;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_741_p2;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_735_p2;
    sc_signal< sc_lv<1> > or_ln29_1_fu_729_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_747_p2;
    sc_signal< sc_lv<1> > and_ln29_1_fu_753_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_759_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_3_fu_772_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_4_fu_789_p1;
    sc_signal< sc_lv<8> > tmp_8_fu_775_p4;
    sc_signal< sc_lv<23> > trunc_ln29_3_fu_785_p1;
    sc_signal< sc_lv<1> > icmp_ln29_7_fu_812_p2;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_806_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_792_p4;
    sc_signal< sc_lv<23> > trunc_ln29_4_fu_802_p1;
    sc_signal< sc_lv<1> > icmp_ln29_9_fu_830_p2;
    sc_signal< sc_lv<1> > icmp_ln29_8_fu_824_p2;
    sc_signal< sc_lv<1> > or_ln29_3_fu_818_p2;
    sc_signal< sc_lv<1> > or_ln29_4_fu_836_p2;
    sc_signal< sc_lv<1> > and_ln29_3_fu_842_p2;
    sc_signal< sc_lv<1> > grp_fu_209_p2;
    sc_signal< sc_lv<1> > and_ln29_4_fu_848_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_5_fu_861_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_6_fu_879_p1;
    sc_signal< sc_lv<8> > tmp_10_fu_865_p4;
    sc_signal< sc_lv<23> > trunc_ln29_5_fu_875_p1;
    sc_signal< sc_lv<1> > icmp_ln29_11_fu_902_p2;
    sc_signal< sc_lv<1> > icmp_ln29_10_fu_896_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_882_p4;
    sc_signal< sc_lv<23> > trunc_ln29_6_fu_892_p1;
    sc_signal< sc_lv<1> > icmp_ln29_13_fu_920_p2;
    sc_signal< sc_lv<1> > icmp_ln29_12_fu_914_p2;
    sc_signal< sc_lv<1> > or_ln29_5_fu_908_p2;
    sc_signal< sc_lv<1> > or_ln29_6_fu_926_p2;
    sc_signal< sc_lv<1> > and_ln29_5_fu_932_p2;
    sc_signal< sc_lv<1> > and_ln29_6_fu_938_p2;
    sc_signal< sc_lv<5> > grp_fu_956_p0;
    sc_signal< sc_lv<4> > grp_fu_956_p1;
    sc_signal< sc_lv<4> > grp_fu_956_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_956_p10;
    sc_signal< sc_lv<8> > grp_fu_956_p20;
    sc_signal< sc_lv<10> > mul_ln29_1_fu_393_p10;
    sc_signal< sc_lv<10> > mul_ln29_fu_349_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_3F6;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_A9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_241_p2();
    void thread_add_ln13_fu_369_p2();
    void thread_add_ln29_1_fu_441_p2();
    void thread_add_ln29_2_fu_452_p2();
    void thread_add_ln29_3_fu_484_p2();
    void thread_add_ln29_4_fu_500_p2();
    void thread_add_ln29_5_fu_531_p2();
    void thread_add_ln29_6_fu_542_p2();
    void thread_add_ln29_7_fu_574_p2();
    void thread_add_ln29_fu_410_p2();
    void thread_add_ln36_1_fu_607_p2();
    void thread_and_ln29_1_fu_753_p2();
    void thread_and_ln29_2_fu_759_p2();
    void thread_and_ln29_3_fu_842_p2();
    void thread_and_ln29_4_fu_848_p2();
    void thread_and_ln29_5_fu_932_p2();
    void thread_and_ln29_6_fu_938_p2();
    void thread_and_ln29_7_fu_303_p2();
    void thread_and_ln29_fu_664_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_196_p4();
    void thread_ap_phi_mux_f_0_phi_fu_163_p4();
    void thread_ap_phi_mux_indvar_flatten23_phi_fu_152_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_174_p4();
    void thread_ap_phi_mux_r_0_phi_fu_185_p4();
    void thread_ap_ready();
    void thread_bitcast_ln29_1_fu_683_p1();
    void thread_bitcast_ln29_2_fu_700_p1();
    void thread_bitcast_ln29_3_fu_772_p1();
    void thread_bitcast_ln29_4_fu_789_p1();
    void thread_bitcast_ln29_5_fu_861_p1();
    void thread_bitcast_ln29_6_fu_879_p1();
    void thread_bitcast_ln29_fu_628_p1();
    void thread_c_fu_613_p2();
    void thread_conv_out_address0();
    void thread_conv_out_address1();
    void thread_conv_out_ce0();
    void thread_conv_out_ce1();
    void thread_f_fu_247_p2();
    void thread_grp_fu_203_p0();
    void thread_grp_fu_203_p1();
    void thread_grp_fu_209_p0();
    void thread_grp_fu_209_p1();
    void thread_grp_fu_956_p0();
    void thread_grp_fu_956_p1();
    void thread_grp_fu_956_p10();
    void thread_grp_fu_956_p2();
    void thread_grp_fu_956_p20();
    void thread_icmp_ln10_fu_235_p2();
    void thread_icmp_ln13_fu_253_p2();
    void thread_icmp_ln16_fu_297_p2();
    void thread_icmp_ln29_10_fu_896_p2();
    void thread_icmp_ln29_11_fu_902_p2();
    void thread_icmp_ln29_12_fu_914_p2();
    void thread_icmp_ln29_13_fu_920_p2();
    void thread_icmp_ln29_1_fu_652_p2();
    void thread_icmp_ln29_2_fu_717_p2();
    void thread_icmp_ln29_3_fu_723_p2();
    void thread_icmp_ln29_4_fu_735_p2();
    void thread_icmp_ln29_5_fu_741_p2();
    void thread_icmp_ln29_6_fu_806_p2();
    void thread_icmp_ln29_7_fu_812_p2();
    void thread_icmp_ln29_8_fu_824_p2();
    void thread_icmp_ln29_9_fu_830_p2();
    void thread_icmp_ln29_fu_646_p2();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mul_ln29_1_fu_393_p1();
    void thread_mul_ln29_1_fu_393_p10();
    void thread_mul_ln29_1_fu_393_p2();
    void thread_mul_ln29_fu_349_p1();
    void thread_mul_ln29_fu_349_p10();
    void thread_mul_ln29_fu_349_p2();
    void thread_or_ln13_fu_315_p2();
    void thread_or_ln26_1_fu_355_p2();
    void thread_or_ln26_fu_229_p2();
    void thread_or_ln27_fu_490_p2();
    void thread_or_ln29_1_fu_729_p2();
    void thread_or_ln29_2_fu_747_p2();
    void thread_or_ln29_3_fu_818_p2();
    void thread_or_ln29_4_fu_836_p2();
    void thread_or_ln29_5_fu_908_p2();
    void thread_or_ln29_6_fu_926_p2();
    void thread_or_ln29_fu_658_p2();
    void thread_p_shl2_cast_fu_548_p3();
    void thread_p_shl4_cast_fu_505_p3();
    void thread_p_shl6_cast_fu_458_p3();
    void thread_p_shl8_cast_fu_415_p3();
    void thread_p_shl_cast_fu_583_p3();
    void thread_r_fu_309_p2();
    void thread_select_ln13_1_fu_381_p3();
    void thread_select_ln13_2_fu_337_p3();
    void thread_select_ln13_3_fu_361_p3();
    void thread_select_ln13_4_fu_618_p3();
    void thread_select_ln13_fu_321_p3();
    void thread_select_ln29_1_fu_765_p3();
    void thread_select_ln29_2_fu_854_p3();
    void thread_select_ln29_4_fu_259_p3();
    void thread_select_ln29_5_fu_267_p3();
    void thread_select_ln29_6_fu_275_p3();
    void thread_select_ln29_7_fu_283_p3();
    void thread_select_ln29_fu_670_p3();
    void thread_shl_ln1_fu_399_p3();
    void thread_shl_ln26_mid1_fu_329_p3();
    void thread_shl_ln_fu_221_p3();
    void thread_sub_ln29_1_fu_478_p2();
    void thread_sub_ln29_2_fu_525_p2();
    void thread_sub_ln29_3_fu_568_p2();
    void thread_sub_ln29_fu_435_p2();
    void thread_sub_ln36_fu_601_p2();
    void thread_tmp_10_fu_865_p4();
    void thread_tmp_11_fu_882_p4();
    void thread_tmp_13_fu_513_p3();
    void thread_tmp_14_fu_556_p3();
    void thread_tmp_15_fu_590_p3();
    void thread_tmp_1_fu_466_p3();
    void thread_tmp_3_fu_632_p4();
    void thread_tmp_5_fu_686_p4();
    void thread_tmp_6_fu_703_p4();
    void thread_tmp_8_fu_775_p4();
    void thread_tmp_9_fu_792_p4();
    void thread_tmp_fu_423_p3();
    void thread_trunc_ln29_1_fu_696_p1();
    void thread_trunc_ln29_2_fu_713_p1();
    void thread_trunc_ln29_3_fu_785_p1();
    void thread_trunc_ln29_4_fu_802_p1();
    void thread_trunc_ln29_5_fu_875_p1();
    void thread_trunc_ln29_6_fu_892_p1();
    void thread_trunc_ln29_fu_642_p1();
    void thread_xor_ln29_fu_291_p2();
    void thread_zext_ln29_10_fu_521_p1();
    void thread_zext_ln29_11_fu_537_p1();
    void thread_zext_ln29_12_fu_564_p1();
    void thread_zext_ln29_13_fu_679_p1();
    void thread_zext_ln29_1_fu_378_p1();
    void thread_zext_ln29_4_fu_406_p1();
    void thread_zext_ln29_5_fu_431_p1();
    void thread_zext_ln29_6_fu_447_p1();
    void thread_zext_ln29_7_fu_474_p1();
    void thread_zext_ln29_8_fu_624_p1();
    void thread_zext_ln29_9_fu_496_p1();
    void thread_zext_ln29_fu_375_p1();
    void thread_zext_ln36_2_fu_597_p1();
    void thread_zext_ln36_3_fu_952_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
