Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6dcce1e981b242fcac8267ce09dfe1dd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_sim_behav xil_defaultlib.lab3_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Enable
Compiling module xil_defaultlib.lab3
Compiling module xil_defaultlib.lab3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_sim_behav
