;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Pin_POT
Pin_POT__0__DM__MASK EQU 0xE00000
Pin_POT__0__DM__SHIFT EQU 21
Pin_POT__0__DR EQU CYREG_PRT2_DR
Pin_POT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_POT__0__HSIOM_MASK EQU 0xF0000000
Pin_POT__0__HSIOM_SHIFT EQU 28
Pin_POT__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_POT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_POT__0__MASK EQU 0x80
Pin_POT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_POT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_POT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_POT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_POT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_POT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_POT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_POT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_POT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_POT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_POT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_POT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_POT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_POT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_POT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_POT__0__PC EQU CYREG_PRT2_PC
Pin_POT__0__PC2 EQU CYREG_PRT2_PC2
Pin_POT__0__PORT EQU 2
Pin_POT__0__PS EQU CYREG_PRT2_PS
Pin_POT__0__SHIFT EQU 7
Pin_POT__DR EQU CYREG_PRT2_DR
Pin_POT__INTCFG EQU CYREG_PRT2_INTCFG
Pin_POT__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_POT__MASK EQU 0x80
Pin_POT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_POT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_POT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_POT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_POT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_POT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_POT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_POT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_POT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_POT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_POT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_POT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_POT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_POT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_POT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_POT__PC EQU CYREG_PRT2_PC
Pin_POT__PC2 EQU CYREG_PRT2_PC2
Pin_POT__PORT EQU 2
Pin_POT__PS EQU CYREG_PRT2_PS
Pin_POT__SHIFT EQU 7

; adcUser
adcUser_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
adcUser_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
adcUser_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
adcUser_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
adcUser_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
adcUser_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
adcUser_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
adcUser_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
adcUser_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
adcUser_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
adcUser_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
adcUser_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
adcUser_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
adcUser_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
adcUser_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
adcUser_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
adcUser_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
adcUser_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
adcUser_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
adcUser_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
adcUser_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
adcUser_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
adcUser_cy_psoc4_sar__SAR_NUMBER EQU 0
adcUser_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
adcUser_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
adcUser_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
adcUser_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
adcUser_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
adcUser_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
adcUser_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
adcUser_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
adcUser_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
adcUser_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
adcUser_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
adcUser_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
adcUser_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
adcUser_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
adcUser_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
adcUser_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
adcUser_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
adcUser_intClock__DIVIDER_MASK EQU 0x0000FFFF
adcUser_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
adcUser_intClock__ENABLE_MASK EQU 0x80000000
adcUser_intClock__MASK EQU 0x80000000
adcUser_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
adcUser_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
adcUser_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
adcUser_IRQ__INTC_MASK EQU 0x4000
adcUser_IRQ__INTC_NUMBER EQU 14
adcUser_IRQ__INTC_PRIOR_MASK EQU 0xC00000
adcUser_IRQ__INTC_PRIOR_NUM EQU 3
adcUser_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
adcUser_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
adcUser_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; uartUser
uartUser_rx__0__DM__MASK EQU 0x7000
uartUser_rx__0__DM__SHIFT EQU 12
uartUser_rx__0__DR EQU CYREG_PRT0_DR
uartUser_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uartUser_rx__0__HSIOM_GPIO EQU 0
uartUser_rx__0__HSIOM_I2C EQU 14
uartUser_rx__0__HSIOM_I2C_SCL EQU 14
uartUser_rx__0__HSIOM_MASK EQU 0x000F0000
uartUser_rx__0__HSIOM_SHIFT EQU 16
uartUser_rx__0__HSIOM_SPI EQU 15
uartUser_rx__0__HSIOM_SPI_MOSI EQU 15
uartUser_rx__0__HSIOM_UART EQU 9
uartUser_rx__0__HSIOM_UART_RX EQU 9
uartUser_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
uartUser_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
uartUser_rx__0__MASK EQU 0x10
uartUser_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uartUser_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uartUser_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uartUser_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uartUser_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uartUser_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uartUser_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uartUser_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uartUser_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uartUser_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uartUser_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uartUser_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uartUser_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uartUser_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uartUser_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uartUser_rx__0__PC EQU CYREG_PRT0_PC
uartUser_rx__0__PC2 EQU CYREG_PRT0_PC2
uartUser_rx__0__PORT EQU 0
uartUser_rx__0__PS EQU CYREG_PRT0_PS
uartUser_rx__0__SHIFT EQU 4
uartUser_rx__DR EQU CYREG_PRT0_DR
uartUser_rx__INTCFG EQU CYREG_PRT0_INTCFG
uartUser_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
uartUser_rx__MASK EQU 0x10
uartUser_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uartUser_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uartUser_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uartUser_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uartUser_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uartUser_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uartUser_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uartUser_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uartUser_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uartUser_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uartUser_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uartUser_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uartUser_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uartUser_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uartUser_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uartUser_rx__PC EQU CYREG_PRT0_PC
uartUser_rx__PC2 EQU CYREG_PRT0_PC2
uartUser_rx__PORT EQU 0
uartUser_rx__PS EQU CYREG_PRT0_PS
uartUser_rx__SHIFT EQU 4
uartUser_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
uartUser_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
uartUser_SCB__CTRL EQU CYREG_SCB1_CTRL
uartUser_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
uartUser_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
uartUser_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
uartUser_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
uartUser_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
uartUser_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
uartUser_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
uartUser_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
uartUser_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
uartUser_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
uartUser_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
uartUser_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
uartUser_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
uartUser_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
uartUser_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
uartUser_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
uartUser_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
uartUser_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
uartUser_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
uartUser_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
uartUser_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
uartUser_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
uartUser_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
uartUser_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
uartUser_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
uartUser_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
uartUser_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
uartUser_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
uartUser_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
uartUser_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
uartUser_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
uartUser_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
uartUser_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
uartUser_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
uartUser_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
uartUser_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
uartUser_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
uartUser_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
uartUser_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
uartUser_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
uartUser_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
uartUser_SCB__INTR_M EQU CYREG_SCB1_INTR_M
uartUser_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
uartUser_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
uartUser_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
uartUser_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
uartUser_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
uartUser_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
uartUser_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
uartUser_SCB__INTR_S EQU CYREG_SCB1_INTR_S
uartUser_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
uartUser_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
uartUser_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
uartUser_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
uartUser_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
uartUser_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
uartUser_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
uartUser_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
uartUser_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
uartUser_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
uartUser_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
uartUser_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
uartUser_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
uartUser_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
uartUser_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
uartUser_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
uartUser_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
uartUser_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
uartUser_SCB__SS0_POSISTION EQU 0
uartUser_SCB__SS1_POSISTION EQU 1
uartUser_SCB__SS2_POSISTION EQU 2
uartUser_SCB__SS3_POSISTION EQU 3
uartUser_SCB__STATUS EQU CYREG_SCB1_STATUS
uartUser_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
uartUser_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
uartUser_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
uartUser_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
uartUser_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
uartUser_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
uartUser_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
uartUser_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
uartUser_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
uartUser_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
uartUser_SCBCLK__ENABLE_MASK EQU 0x80000000
uartUser_SCBCLK__MASK EQU 0x80000000
uartUser_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
uartUser_tx__0__DM__MASK EQU 0x38000
uartUser_tx__0__DM__SHIFT EQU 15
uartUser_tx__0__DR EQU CYREG_PRT0_DR
uartUser_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
uartUser_tx__0__HSIOM_GPIO EQU 0
uartUser_tx__0__HSIOM_I2C EQU 14
uartUser_tx__0__HSIOM_I2C_SDA EQU 14
uartUser_tx__0__HSIOM_MASK EQU 0x00F00000
uartUser_tx__0__HSIOM_SHIFT EQU 20
uartUser_tx__0__HSIOM_SPI EQU 15
uartUser_tx__0__HSIOM_SPI_MISO EQU 15
uartUser_tx__0__HSIOM_UART EQU 9
uartUser_tx__0__HSIOM_UART_TX EQU 9
uartUser_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
uartUser_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
uartUser_tx__0__MASK EQU 0x20
uartUser_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
uartUser_tx__0__OUT_SEL_SHIFT EQU 10
uartUser_tx__0__OUT_SEL_VAL EQU -1
uartUser_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uartUser_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uartUser_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uartUser_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uartUser_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uartUser_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uartUser_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uartUser_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uartUser_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uartUser_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uartUser_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uartUser_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uartUser_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uartUser_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uartUser_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uartUser_tx__0__PC EQU CYREG_PRT0_PC
uartUser_tx__0__PC2 EQU CYREG_PRT0_PC2
uartUser_tx__0__PORT EQU 0
uartUser_tx__0__PS EQU CYREG_PRT0_PS
uartUser_tx__0__SHIFT EQU 5
uartUser_tx__DR EQU CYREG_PRT0_DR
uartUser_tx__INTCFG EQU CYREG_PRT0_INTCFG
uartUser_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
uartUser_tx__MASK EQU 0x20
uartUser_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
uartUser_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
uartUser_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
uartUser_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
uartUser_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
uartUser_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
uartUser_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
uartUser_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
uartUser_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
uartUser_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
uartUser_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
uartUser_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
uartUser_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
uartUser_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
uartUser_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
uartUser_tx__PC EQU CYREG_PRT0_PC
uartUser_tx__PC2 EQU CYREG_PRT0_PC2
uartUser_tx__PORT EQU 0
uartUser_tx__PS EQU CYREG_PRT0_PS
uartUser_tx__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
