// Seed: 4127078463
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(1), .id_1(1'h0), .id_2(1), .id_3(1 + id_1), .id_4(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  if (1) assign id_3 = id_3;
  else wire id_5;
  module_0(
      id_1, id_3
  );
endmodule
