// Seed: 100303172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_10;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd76
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_9,
      id_11,
      id_9,
      id_5,
      id_9,
      id_7,
      id_12
  );
  inout wire id_9;
  output wor id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire _id_1;
  assign id_8 = 1;
  assign id_10[id_1] = 1;
endmodule
