Protel Design System Design Rule Check
PCB File : D:\BSUIR\COURSE_WORK_SAPEVS\kursach7-main\project\PCB_NEW.PcbDoc
Date     : 13.12.2020
Time     : 18:32:26

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad D27-2(6692.518mil,-1547.362mil) on Top Layer And Pad D27-3(6712.203mil,-1547.362mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad D27-1(6672.833mil,-1547.362mil) on Top Layer And Pad D27-2(6692.518mil,-1547.362mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad D28-2(3895mil,2850.236mil) on Top Layer And Pad D28-1(3875.315mil,2850.236mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad D28-3(3914.685mil,2850.236mil) on Top Layer And Pad D28-2(3895mil,2850.236mil) on Top Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D34-6(6027.795mil,3882.283mil) on Top Layer And Pad D34-5(6053.386mil,3882.283mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D34-7(6002.205mil,3882.283mil) on Top Layer And Pad D34-6(6027.795mil,3882.283mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D34-8(5976.614mil,3882.283mil) on Top Layer And Pad D34-7(6002.205mil,3882.283mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D34-3(6027.795mil,3667.716mil) on Top Layer And Pad D34-4(6053.386mil,3667.716mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D34-2(6002.205mil,3667.716mil) on Top Layer And Pad D34-3(6027.795mil,3667.716mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D34-1(5976.614mil,3667.716mil) on Top Layer And Pad D34-2(6002.205mil,3667.716mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad D27-1(6672.833mil,-1547.362mil) on Top Layer And Pad D27-5(6672.833mil,-1517.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad D27-2(6692.518mil,-1547.362mil) on Top Layer And Pad D27-5(6672.833mil,-1517.835mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.964mil < 10mil) Between Pad D27-2(6692.518mil,-1547.362mil) on Top Layer And Pad D27-4(6712.203mil,-1517.835mil) on Top Layer [Top Solder] Mask Sliver [7.964mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad D27-3(6712.203mil,-1547.362mil) on Top Layer And Pad D27-4(6712.203mil,-1517.835mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D27-2(6692.518mil,-1547.362mil) on Top Layer And Pad D27-3(6712.203mil,-1547.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D27-1(6672.833mil,-1547.362mil) on Top Layer And Pad D27-2(6692.518mil,-1547.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-2(3898.071mil,2654.606mil) on Top Layer And Pad D29-1(3898.071mil,2703.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-3(3898.071mil,2605.394mil) on Top Layer And Pad D29-2(3898.071mil,2654.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-4(3898.071mil,2556.181mil) on Top Layer And Pad D29-3(3898.071mil,2605.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-7(4031.929mil,2654.606mil) on Top Layer And Pad D29-8(4031.929mil,2703.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-6(4031.929mil,2605.394mil) on Top Layer And Pad D29-7(4031.929mil,2654.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D29-5(4031.929mil,2556.181mil) on Top Layer And Pad D29-6(4031.929mil,2605.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-2(1443.071mil,2684.606mil) on Top Layer And Pad D11-1(1443.071mil,2733.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-3(1443.071mil,2635.394mil) on Top Layer And Pad D11-2(1443.071mil,2684.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-4(1443.071mil,2586.181mil) on Top Layer And Pad D11-3(1443.071mil,2635.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-7(1576.929mil,2684.606mil) on Top Layer And Pad D11-8(1576.929mil,2733.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-6(1576.929mil,2635.394mil) on Top Layer And Pad D11-7(1576.929mil,2684.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D11-5(1576.929mil,2586.181mil) on Top Layer And Pad D11-6(1576.929mil,2635.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D26-6(5547.717mil,1142.795mil) on Top Layer And Pad D26-5(5547.717mil,1168.386mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D26-7(5547.717mil,1117.205mil) on Top Layer And Pad D26-6(5547.717mil,1142.795mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D26-8(5547.717mil,1091.614mil) on Top Layer And Pad D26-7(5547.717mil,1117.205mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D26-3(5762.283mil,1142.795mil) on Top Layer And Pad D26-4(5762.283mil,1168.386mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad D26-2(5762.283mil,1117.205mil) on Top Layer And Pad D26-3(5762.283mil,1142.795mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D26-1(5762.283mil,1091.614mil) on Top Layer And Pad D26-2(5762.283mil,1117.205mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-2(2938.071mil,1624.606mil) on Top Layer And Pad D6-1(2938.071mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-3(2938.071mil,1575.394mil) on Top Layer And Pad D6-2(2938.071mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-4(2938.071mil,1526.181mil) on Top Layer And Pad D6-3(2938.071mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-7(3071.929mil,1624.606mil) on Top Layer And Pad D6-8(3071.929mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-6(3071.929mil,1575.394mil) on Top Layer And Pad D6-7(3071.929mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D6-5(3071.929mil,1526.181mil) on Top Layer And Pad D6-6(3071.929mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D28-2(3895mil,2850.236mil) on Top Layer And Pad D28-1(3875.315mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad D28-5(3875.315mil,2880.748mil) on Top Layer And Pad D28-1(3875.315mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.925mil < 10mil) Between Pad D28-5(3875.315mil,2880.748mil) on Top Layer And Pad D28-2(3895mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [8.925mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad D28-3(3914.685mil,2850.236mil) on Top Layer And Pad D28-2(3895mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.925mil < 10mil) Between Pad D28-4(3914.685mil,2880.748mil) on Top Layer And Pad D28-2(3895mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [8.925mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad D28-4(3914.685mil,2880.748mil) on Top Layer And Pad D28-3(3914.685mil,2850.236mil) on Top Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-2(2797.402mil,3822.244mil) on Top Layer And Pad D33-1(2797.402mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-3(2797.402mil,3773.032mil) on Top Layer And Pad D33-2(2797.402mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-4(2797.402mil,3723.819mil) on Top Layer And Pad D33-3(2797.402mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-7(2931.26mil,3822.244mil) on Top Layer And Pad D33-8(2931.26mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-6(2931.26mil,3773.032mil) on Top Layer And Pad D33-7(2931.26mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D33-5(2931.26mil,3723.819mil) on Top Layer And Pad D33-6(2931.26mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-2(3025.669mil,3822.244mil) on Top Layer And Pad D32-1(3025.669mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-3(3025.669mil,3773.032mil) on Top Layer And Pad D32-2(3025.669mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-4(3025.669mil,3723.819mil) on Top Layer And Pad D32-3(3025.669mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-7(3159.528mil,3822.244mil) on Top Layer And Pad D32-8(3159.528mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-6(3159.528mil,3773.032mil) on Top Layer And Pad D32-7(3159.528mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D32-5(3159.528mil,3723.819mil) on Top Layer And Pad D32-6(3159.528mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-2(3183.071mil,1619.606mil) on Top Layer And Pad D1-1(3183.071mil,1668.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-3(3183.071mil,1570.394mil) on Top Layer And Pad D1-2(3183.071mil,1619.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-4(3183.071mil,1521.181mil) on Top Layer And Pad D1-3(3183.071mil,1570.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-7(3316.929mil,1619.606mil) on Top Layer And Pad D1-8(3316.929mil,1668.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-6(3316.929mil,1570.394mil) on Top Layer And Pad D1-7(3316.929mil,1619.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D1-5(3316.929mil,1521.181mil) on Top Layer And Pad D1-6(3316.929mil,1570.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-2(1686.535mil,2707.716mil) on Top Layer And Pad D15-1(1686.535mil,2743.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-3(1686.535mil,2672.284mil) on Top Layer And Pad D15-2(1686.535mil,2707.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-4(1686.535mil,2636.85mil) on Top Layer And Pad D15-3(1686.535mil,2672.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-7(1753.465mil,2707.716mil) on Top Layer And Pad D15-8(1753.465mil,2743.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-6(1753.465mil,2672.284mil) on Top Layer And Pad D15-7(1753.465mil,2707.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D15-5(1753.465mil,2636.85mil) on Top Layer And Pad D15-6(1753.465mil,2672.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-2(2688.071mil,1629.606mil) on Top Layer And Pad D2-1(2688.071mil,1678.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-3(2688.071mil,1580.394mil) on Top Layer And Pad D2-2(2688.071mil,1629.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-4(2688.071mil,1531.181mil) on Top Layer And Pad D2-3(2688.071mil,1580.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-7(2821.929mil,1629.606mil) on Top Layer And Pad D2-8(2821.929mil,1678.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-6(2821.929mil,1580.394mil) on Top Layer And Pad D2-7(2821.929mil,1629.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D2-5(2821.929mil,1531.181mil) on Top Layer And Pad D2-6(2821.929mil,1580.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-2(3253.937mil,3822.244mil) on Top Layer And Pad D31-1(3253.937mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-3(3253.937mil,3773.032mil) on Top Layer And Pad D31-2(3253.937mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-4(3253.937mil,3723.819mil) on Top Layer And Pad D31-3(3253.937mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-7(3387.795mil,3822.244mil) on Top Layer And Pad D31-8(3387.795mil,3871.457mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-6(3387.795mil,3773.032mil) on Top Layer And Pad D31-7(3387.795mil,3822.244mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D31-5(3387.795mil,3723.819mil) on Top Layer And Pad D31-6(3387.795mil,3773.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-2(2926.535mil,1322.716mil) on Top Layer And Pad D23-1(2926.535mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-3(2926.535mil,1287.284mil) on Top Layer And Pad D23-2(2926.535mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-4(2926.535mil,1251.85mil) on Top Layer And Pad D23-3(2926.535mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-7(2993.465mil,1322.716mil) on Top Layer And Pad D23-8(2993.465mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-6(2993.465mil,1287.284mil) on Top Layer And Pad D23-7(2993.465mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D23-5(2993.465mil,1251.85mil) on Top Layer And Pad D23-6(2993.465mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-2(2198.071mil,1624.606mil) on Top Layer And Pad D7-1(2198.071mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-3(2198.071mil,1575.394mil) on Top Layer And Pad D7-2(2198.071mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-4(2198.071mil,1526.181mil) on Top Layer And Pad D7-3(2198.071mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-7(2331.929mil,1624.606mil) on Top Layer And Pad D7-8(2331.929mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-6(2331.929mil,1575.394mil) on Top Layer And Pad D7-7(2331.929mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D7-5(2331.929mil,1526.181mil) on Top Layer And Pad D7-6(2331.929mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-2(3176.535mil,1312.716mil) on Top Layer And Pad D16-1(3176.535mil,1348.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-3(3176.535mil,1277.284mil) on Top Layer And Pad D16-2(3176.535mil,1312.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-4(3176.535mil,1241.85mil) on Top Layer And Pad D16-3(3176.535mil,1277.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-7(3243.465mil,1312.716mil) on Top Layer And Pad D16-8(3243.465mil,1348.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-6(3243.465mil,1277.284mil) on Top Layer And Pad D16-7(3243.465mil,1312.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D16-5(3243.465mil,1241.85mil) on Top Layer And Pad D16-6(3243.465mil,1277.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-2(2443.071mil,1624.606mil) on Top Layer And Pad D3-1(2443.071mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-3(2443.071mil,1575.394mil) on Top Layer And Pad D3-2(2443.071mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-4(2443.071mil,1526.181mil) on Top Layer And Pad D3-3(2443.071mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-7(2576.929mil,1624.606mil) on Top Layer And Pad D3-8(2576.929mil,1673.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-6(2576.929mil,1575.394mil) on Top Layer And Pad D3-7(2576.929mil,1624.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D3-5(2576.929mil,1526.181mil) on Top Layer And Pad D3-6(2576.929mil,1575.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-2(2686.535mil,1317.716mil) on Top Layer And Pad D24-1(2686.535mil,1353.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-3(2686.535mil,1282.284mil) on Top Layer And Pad D24-2(2686.535mil,1317.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-4(2686.535mil,1246.85mil) on Top Layer And Pad D24-3(2686.535mil,1282.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-7(2753.465mil,1317.716mil) on Top Layer And Pad D24-8(2753.465mil,1353.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-6(2753.465mil,1282.284mil) on Top Layer And Pad D24-7(2753.465mil,1317.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D24-5(2753.465mil,1246.85mil) on Top Layer And Pad D24-6(2753.465mil,1282.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-2(1438.071mil,2364.606mil) on Top Layer And Pad D4-1(1438.071mil,2413.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-3(1438.071mil,2315.394mil) on Top Layer And Pad D4-2(1438.071mil,2364.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-4(1438.071mil,2266.181mil) on Top Layer And Pad D4-3(1438.071mil,2315.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-7(1571.929mil,2364.606mil) on Top Layer And Pad D4-8(1571.929mil,2413.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-6(1571.929mil,2315.394mil) on Top Layer And Pad D4-7(1571.929mil,2364.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D4-5(1571.929mil,2266.181mil) on Top Layer And Pad D4-6(1571.929mil,2315.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-2(1448.071mil,1344.606mil) on Top Layer And Pad D5-1(1448.071mil,1393.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-3(1448.071mil,1295.394mil) on Top Layer And Pad D5-2(1448.071mil,1344.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-4(1448.071mil,1246.181mil) on Top Layer And Pad D5-3(1448.071mil,1295.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-7(1581.929mil,1344.606mil) on Top Layer And Pad D5-8(1581.929mil,1393.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-6(1581.929mil,1295.394mil) on Top Layer And Pad D5-7(1581.929mil,1344.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D5-5(1581.929mil,1246.181mil) on Top Layer And Pad D5-6(1581.929mil,1295.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-2(2196.535mil,1322.716mil) on Top Layer And Pad D17-1(2196.535mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-3(2196.535mil,1287.284mil) on Top Layer And Pad D17-2(2196.535mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-4(2196.535mil,1251.85mil) on Top Layer And Pad D17-3(2196.535mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-7(2263.465mil,1322.716mil) on Top Layer And Pad D17-8(2263.465mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-6(2263.465mil,1287.284mil) on Top Layer And Pad D17-7(2263.465mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D17-5(2263.465mil,1251.85mil) on Top Layer And Pad D17-6(2263.465mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-2(1443.071mil,3354.606mil) on Top Layer And Pad D8-1(1443.071mil,3403.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-3(1443.071mil,3305.394mil) on Top Layer And Pad D8-2(1443.071mil,3354.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-4(1443.071mil,3256.181mil) on Top Layer And Pad D8-3(1443.071mil,3305.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-7(1576.929mil,3354.606mil) on Top Layer And Pad D8-8(1576.929mil,3403.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-6(1576.929mil,3305.394mil) on Top Layer And Pad D8-7(1576.929mil,3354.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D8-5(1576.929mil,3256.181mil) on Top Layer And Pad D8-6(1576.929mil,3305.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-2(2441.535mil,1322.716mil) on Top Layer And Pad D20-1(2441.535mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-3(2441.535mil,1287.284mil) on Top Layer And Pad D20-2(2441.535mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-4(2441.535mil,1251.85mil) on Top Layer And Pad D20-3(2441.535mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-7(2508.465mil,1322.716mil) on Top Layer And Pad D20-8(2508.465mil,1358.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-6(2508.465mil,1287.284mil) on Top Layer And Pad D20-7(2508.465mil,1322.716mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad D20-5(2508.465mil,1251.85mil) on Top Layer And Pad D20-6(2508.465mil,1287.284mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-2(1448.071mil,1684.606mil) on Top Layer And Pad D9-1(1448.071mil,1733.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-3(1448.071mil,1635.394mil) on Top Layer And Pad D9-2(1448.071mil,1684.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-4(1448.071mil,1586.181mil) on Top Layer And Pad D9-3(1448.071mil,1635.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-7(1581.929mil,1684.606mil) on Top Layer And Pad D9-8(1581.929mil,1733.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-6(1581.929mil,1635.394mil) on Top Layer And Pad D9-7(1581.929mil,1684.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D9-5(1581.929mil,1586.181mil) on Top Layer And Pad D9-6(1581.929mil,1635.394mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D12-2(1443.071mil,3019.606mil) on Top Layer And Pad D12-1(1443.071mil,3068.819mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad D12-3(1443.071mil,2970.394mil) on Top Layer And Pad D12-2(1443.071mil,3019.606mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
Rule Violations :146

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (5843.268mil,4860mil) on Top Overlay And Pad LL9-1(5908.228mil,4739.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (5976.614mil,3714.961mil) on Top Overlay And Pad D34-1(5976.614mil,3667.716mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Arc (6667.912mil,-1536.535mil) on Top Overlay And Pad D27-1(6672.833mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (6667.912mil,-1536.535mil) on Top Overlay And Pad D27-5(6672.833mil,-1517.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3872.003mil,2721.058mil) on Top Overlay And Pad D29-1(3898.071mil,2703.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1417.003mil,2751.058mil) on Top Overlay And Pad D11-1(1443.071mil,2733.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (4405mil,1273.268mil) on Top Overlay And Pad LL1-1(4525.079mil,1338.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (4695mil,1273.268mil) on Top Overlay And Pad LL2-1(4815.079mil,1338.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (5715.039mil,1091.614mil) on Top Overlay And Pad D26-1(5762.283mil,1091.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2912.003mil,1691.058mil) on Top Overlay And Pad D6-1(2938.071mil,1673.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Arc (3870.394mil,2861.063mil) on Top Overlay And Pad D28-1(3875.315mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (3621.89mil,3821.85mil) on Top Overlay And Pad VD17-1(3641.575mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (4006.693mil,3821.85mil) on Top Overlay And Pad VD13-1(4026.378mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (5072.756mil,1390.63mil) on Top Overlay And Pad VD1-1(5092.441mil,1389.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2771.333mil,3888.696mil) on Top Overlay And Pad D33-1(2797.402mil,3871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2999.601mil,3888.696mil) on Top Overlay And Pad D32-1(3025.669mil,3871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3157.003mil,1686.058mil) on Top Overlay And Pad D1-1(3183.071mil,1668.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (6197.598mil,3415.669mil) on Top Overlay And Pad VD16-1(6217.283mil,3414.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (3878.425mil,3821.85mil) on Top Overlay And Pad VD12-1(3898.11mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1315mil,3623.268mil) on Top Overlay And Pad LL18-1(1435.079mil,3688.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (4120mil,1268.268mil) on Top Overlay And Pad LL4-1(4240.079mil,1333.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (3830mil,1263.268mil) on Top Overlay And Pad LL3-1(3950.079mil,1328.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1595.551mil,3620.709mil) on Top Overlay And Pad LL17-1(1715.63mil,3685.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1665mil,2755mil) on Top Overlay And Pad D15-1(1686.535mil,2743.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2662.003mil,1696.058mil) on Top Overlay And Pad D2-1(2688.071mil,1678.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3227.869mil,3888.696mil) on Top Overlay And Pad D31-1(3253.937mil,3871.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (3750.157mil,3821.85mil) on Top Overlay And Pad VD14-1(3769.843mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1869.488mil,3620.709mil) on Top Overlay And Pad LL16-1(1989.567mil,3685.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2905mil,1370mil) on Top Overlay And Pad D23-1(2926.535mil,1358.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2172.003mil,1691.058mil) on Top Overlay And Pad D7-1(2198.071mil,1673.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3155mil,1360mil) on Top Overlay And Pad D16-1(3176.535mil,1348.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2417.003mil,1691.058mil) on Top Overlay And Pad D3-1(2443.071mil,1673.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2665mil,1365mil) on Top Overlay And Pad D24-1(2686.535mil,1353.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (6470mil,4288.268mil) on Top Overlay And Pad LL8-1(6590.079mil,4353.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1412.003mil,2431.058mil) on Top Overlay And Pad D4-1(1438.071mil,2413.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (6376.732mil,4240mil) on Top Overlay And Pad LL7-1(6311.772mil,4360.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (4370mil,2118.268mil) on Top Overlay And Pad LL6-1(4490.079mil,2183.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (4660.551mil,2119.975mil) on Top Overlay And Pad LL5-1(4780.63mil,2184.935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1422.003mil,1411.058mil) on Top Overlay And Pad D5-1(1448.071mil,1393.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1624.488mil,4315.709mil) on Top Overlay And Pad LL15-1(1744.567mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (2998.424mil,4853.11mil) on Top Overlay And Pad VD9-1(2997.44mil,4833.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1898.425mil,4315.709mil) on Top Overlay And Pad LL10-1(2018.504mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2175mil,1370mil) on Top Overlay And Pad D17-1(2196.535mil,1358.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1417.003mil,3421.058mil) on Top Overlay And Pad D8-1(1443.071mil,3403.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (2723.188mil,4755.669mil) on Top Overlay And Pad VD10-1(2742.873mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1076.614mil,4315.709mil) on Top Overlay And Pad LL13-1(1196.693mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (2172.362mil,4315.709mil) on Top Overlay And Pad LL11-1(2292.441mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2420mil,1370mil) on Top Overlay And Pad D20-1(2441.535mil,1358.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1422.003mil,1751.058mil) on Top Overlay And Pad D9-1(1448.071mil,1733.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Arc (2851.456mil,4755.669mil) on Top Overlay And Pad VD11-1(2871.141mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (1350.551mil,4315.709mil) on Top Overlay And Pad LL14-1(1470.63mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Arc (2446.299mil,4315.709mil) on Top Overlay And Pad LL12-1(2566.377mil,4380.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1417.003mil,3086.058mil) on Top Overlay And Pad D12-1(1443.071mil,3068.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1655mil,2430mil) on Top Overlay And Pad D18-1(1676.535mil,2418.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1675mil,1410mil) on Top Overlay And Pad D21-1(1696.535mil,1398.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1417.003mil,2081.058mil) on Top Overlay And Pad D10-1(1443.071mil,2063.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1670mil,3420mil) on Top Overlay And Pad D13-1(1691.535mil,3408.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1665mil,1750mil) on Top Overlay And Pad D22-1(1686.535mil,1738.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1680mil,3085mil) on Top Overlay And Pad D14-1(1701.535mil,3073.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1655mil,2070mil) on Top Overlay And Pad D19-1(1676.535mil,2058.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5256.968mil,1651.693mil)(5256.968mil,1675.315mil) on Top Overlay And Pad C23-2(5270.748mil,1687.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5284.528mil,1651.693mil)(5284.528mil,1675.315mil) on Top Overlay And Pad C23-2(5270.748mil,1687.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5256.968mil,1651.693mil)(5256.968mil,1675.315mil) on Top Overlay And Pad C23-1(5270.748mil,1639.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5284.528mil,1651.693mil)(5284.528mil,1675.315mil) on Top Overlay And Pad C23-1(5270.748mil,1639.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5369.685mil,3191.968mil)(5393.307mil,3191.968mil) on Top Overlay And Pad C49-2(5357.874mil,3205.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5369.685mil,3219.528mil)(5393.307mil,3219.528mil) on Top Overlay And Pad C49-2(5357.874mil,3205.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5369.685mil,3191.968mil)(5393.307mil,3191.968mil) on Top Overlay And Pad C49-1(5405.118mil,3205.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5369.685mil,3219.528mil)(5393.307mil,3219.528mil) on Top Overlay And Pad C49-1(5405.118mil,3205.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1891.968mil,2976.693mil)(1891.968mil,3000.315mil) on Top Overlay And Pad C54-2(1905.748mil,3012.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1919.528mil,2976.693mil)(1919.528mil,3000.315mil) on Top Overlay And Pad C54-2(1905.748mil,3012.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1891.968mil,2976.693mil)(1891.968mil,3000.315mil) on Top Overlay And Pad C54-1(1905.748mil,2964.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1919.528mil,2976.693mil)(1919.528mil,3000.315mil) on Top Overlay And Pad C54-1(1905.748mil,2964.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5346.968mil,3681.693mil)(5346.968mil,3705.315mil) on Top Overlay And Pad C60-2(5360.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5374.528mil,3681.693mil)(5374.528mil,3705.315mil) on Top Overlay And Pad C60-2(5360.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5346.968mil,3681.693mil)(5346.968mil,3705.315mil) on Top Overlay And Pad C60-1(5360.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5374.528mil,3681.693mil)(5374.528mil,3705.315mil) on Top Overlay And Pad C60-1(5360.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5531.968mil,3873.74mil)(5531.968mil,3902.284mil) on Top Overlay And Pad R58-1(5545.748mil,3861.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5559.528mil,3873.74mil)(5559.528mil,3902.284mil) on Top Overlay And Pad R58-1(5545.748mil,3861.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5531.968mil,3873.74mil)(5531.968mil,3902.284mil) on Top Overlay And Pad R58-2(5545.748mil,3914.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5559.528mil,3873.74mil)(5559.528mil,3902.284mil) on Top Overlay And Pad R58-2(5545.748mil,3914.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5550.472mil,3184.685mil)(5550.472mil,3208.307mil) on Top Overlay And Pad C50-2(5564.252mil,3172.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5578.032mil,3184.685mil)(5578.032mil,3208.307mil) on Top Overlay And Pad C50-2(5564.252mil,3172.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5550.472mil,3184.685mil)(5550.472mil,3208.307mil) on Top Overlay And Pad C50-1(5564.252mil,3220.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5578.032mil,3184.685mil)(5578.032mil,3208.307mil) on Top Overlay And Pad C50-1(5564.252mil,3220.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4410.472mil,3404.685mil)(4410.472mil,3428.307mil) on Top Overlay And Pad C45-2(4424.252mil,3392.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4438.032mil,3404.685mil)(4438.032mil,3428.307mil) on Top Overlay And Pad C45-2(4424.252mil,3392.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4410.472mil,3404.685mil)(4410.472mil,3428.307mil) on Top Overlay And Pad C45-1(4424.252mil,3440.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4438.032mil,3404.685mil)(4438.032mil,3428.307mil) on Top Overlay And Pad C45-1(4424.252mil,3440.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4470.472mil,2864.685mil)(4470.472mil,2888.307mil) on Top Overlay And Pad C28-2(4484.252mil,2852.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4498.032mil,2864.685mil)(4498.032mil,2888.307mil) on Top Overlay And Pad C28-2(4484.252mil,2852.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4470.472mil,2864.685mil)(4470.472mil,2888.307mil) on Top Overlay And Pad C28-1(4484.252mil,2900.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4498.032mil,2864.685mil)(4498.032mil,2888.307mil) on Top Overlay And Pad C28-1(4484.252mil,2900.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5716.968mil,3873.74mil)(5716.968mil,3902.284mil) on Top Overlay And Pad R59-1(5730.748mil,3861.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5744.528mil,3873.74mil)(5744.528mil,3902.284mil) on Top Overlay And Pad R59-1(5730.748mil,3861.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5716.968mil,3873.74mil)(5716.968mil,3902.284mil) on Top Overlay And Pad R59-2(5730.748mil,3914.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5744.528mil,3873.74mil)(5744.528mil,3902.284mil) on Top Overlay And Pad R59-2(5730.748mil,3914.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6282.165mil,-1554.252mil)(6282.165mil,-1530.63mil) on Top Overlay And Pad C14-2(6268.385mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6254.605mil,-1554.252mil)(6254.605mil,-1530.63mil) on Top Overlay And Pad C14-2(6268.385mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6282.165mil,-1554.252mil)(6282.165mil,-1530.63mil) on Top Overlay And Pad C14-1(6268.385mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6254.605mil,-1554.252mil)(6254.605mil,-1530.63mil) on Top Overlay And Pad C14-1(6268.385mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4038.543mil,-1645.118mil)(4062.165mil,-1645.118mil) on Top Overlay And Pad C4-2(4073.976mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4038.543mil,-1617.559mil)(4062.165mil,-1617.559mil) on Top Overlay And Pad C4-2(4073.976mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4038.543mil,-1645.118mil)(4062.165mil,-1645.118mil) on Top Overlay And Pad C4-1(4026.732mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4038.543mil,-1617.559mil)(4062.165mil,-1617.559mil) on Top Overlay And Pad C4-1(4026.732mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1538.504mil)(6667.912mil,-1526.693mil) on Top Overlay And Pad D27-5(6672.833mil,-1517.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1526.693mil)(6717.125mil,-1526.693mil) on Top Overlay And Pad D27-5(6672.833mil,-1517.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6717.125mil,-1538.504mil)(6717.125mil,-1526.693mil) on Top Overlay And Pad D27-4(6712.203mil,-1517.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1526.693mil)(6717.125mil,-1526.693mil) on Top Overlay And Pad D27-4(6712.203mil,-1517.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6717.125mil,-1538.504mil)(6717.125mil,-1526.693mil) on Top Overlay And Pad D27-3(6712.203mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1538.504mil)(6717.125mil,-1538.504mil) on Top Overlay And Pad D27-3(6712.203mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1538.504mil)(6717.125mil,-1538.504mil) on Top Overlay And Pad D27-2(6692.518mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1538.504mil)(6667.912mil,-1526.693mil) on Top Overlay And Pad D27-1(6672.833mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (6667.912mil,-1538.504mil)(6717.125mil,-1538.504mil) on Top Overlay And Pad D27-1(6672.833mil,-1547.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6531.456mil,-1554.252mil)(6531.456mil,-1530.63mil) on Top Overlay And Pad C17-2(6545.235mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6559.015mil,-1554.252mil)(6559.015mil,-1530.63mil) on Top Overlay And Pad C17-2(6545.235mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6531.456mil,-1554.252mil)(6531.456mil,-1530.63mil) on Top Overlay And Pad C17-1(6545.235mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6559.015mil,-1554.252mil)(6559.015mil,-1530.63mil) on Top Overlay And Pad C17-1(6545.235mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4040.472mil,3054.685mil)(4040.472mil,3078.307mil) on Top Overlay And Pad C32-2(4054.252mil,3042.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4068.032mil,3054.685mil)(4068.032mil,3078.307mil) on Top Overlay And Pad C32-2(4054.252mil,3042.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4040.472mil,3054.685mil)(4040.472mil,3078.307mil) on Top Overlay And Pad C32-1(4054.252mil,3090.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4068.032mil,3054.685mil)(4068.032mil,3078.307mil) on Top Overlay And Pad C32-1(4054.252mil,3090.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3875.472mil,3054.685mil)(3875.472mil,3078.307mil) on Top Overlay And Pad C31-2(3889.252mil,3042.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3903.032mil,3054.685mil)(3903.032mil,3078.307mil) on Top Overlay And Pad C31-2(3889.252mil,3042.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3875.472mil,3054.685mil)(3875.472mil,3078.307mil) on Top Overlay And Pad C31-1(3889.252mil,3090.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3903.032mil,3054.685mil)(3903.032mil,3078.307mil) on Top Overlay And Pad C31-1(3889.252mil,3090.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5357.322mil,3874.016mil)(5357.322mil,3897.638mil) on Top Overlay And Pad C61-2(5371.102mil,3909.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5384.881mil,3874.016mil)(5384.881mil,3897.638mil) on Top Overlay And Pad C61-2(5371.102mil,3909.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5357.322mil,3874.016mil)(5357.322mil,3897.638mil) on Top Overlay And Pad C61-1(5371.102mil,3862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5384.881mil,3874.016mil)(5384.881mil,3897.638mil) on Top Overlay And Pad C61-1(5371.102mil,3862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5559.528mil,3681.693mil)(5559.528mil,3705.315mil) on Top Overlay And Pad C62-2(5545.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5531.968mil,3681.693mil)(5531.968mil,3705.315mil) on Top Overlay And Pad C62-2(5545.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5559.528mil,3681.693mil)(5559.528mil,3705.315mil) on Top Overlay And Pad C62-1(5545.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5531.968mil,3681.693mil)(5531.968mil,3705.315mil) on Top Overlay And Pad C62-1(5545.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5749.528mil,3681.693mil)(5749.528mil,3705.315mil) on Top Overlay And Pad C59-2(5735.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5721.968mil,3681.693mil)(5721.968mil,3705.315mil) on Top Overlay And Pad C59-2(5735.748mil,3717.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5749.528mil,3681.693mil)(5749.528mil,3705.315mil) on Top Overlay And Pad C59-1(5735.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5721.968mil,3681.693mil)(5721.968mil,3705.315mil) on Top Overlay And Pad C59-1(5735.748mil,3669.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6393.03mil,-1554.252mil)(6393.03mil,-1530.63mil) on Top Overlay And Pad C15-2(6406.81mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6420.59mil,-1554.252mil)(6420.59mil,-1530.63mil) on Top Overlay And Pad C15-2(6406.81mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6393.03mil,-1554.252mil)(6393.03mil,-1530.63mil) on Top Overlay And Pad C15-1(6406.81mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6420.59mil,-1554.252mil)(6420.59mil,-1530.63mil) on Top Overlay And Pad C15-1(6406.81mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6351.377mil,-1554.252mil)(6351.377mil,-1530.63mil) on Top Overlay And Pad C13-2(6337.597mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6323.818mil,-1554.252mil)(6323.818mil,-1530.63mil) on Top Overlay And Pad C13-2(6337.597mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6351.377mil,-1554.252mil)(6351.377mil,-1530.63mil) on Top Overlay And Pad C13-1(6337.597mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6323.818mil,-1554.252mil)(6323.818mil,-1530.63mil) on Top Overlay And Pad C13-1(6337.597mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4139.252mil,-1645.118mil)(4162.874mil,-1645.118mil) on Top Overlay And Pad C8-2(4174.685mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4139.252mil,-1617.559mil)(4162.874mil,-1617.559mil) on Top Overlay And Pad C8-2(4174.685mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4139.252mil,-1645.118mil)(4162.874mil,-1645.118mil) on Top Overlay And Pad C8-1(4127.441mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4139.252mil,-1617.559mil)(4162.874mil,-1617.559mil) on Top Overlay And Pad C8-1(4127.441mil,-1631.338mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4211.968mil,3411.693mil)(4211.968mil,3435.315mil) on Top Overlay And Pad C22-2(4225.748mil,3447.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4239.528mil,3411.693mil)(4239.528mil,3435.315mil) on Top Overlay And Pad C22-2(4225.748mil,3447.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4211.968mil,3411.693mil)(4211.968mil,3435.315mil) on Top Overlay And Pad C22-1(4225.748mil,3399.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4239.528mil,3411.693mil)(4239.528mil,3435.315mil) on Top Overlay And Pad C22-1(4225.748mil,3399.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C8" (4121.059mil,-1577.09mil) on Top Overlay And Pad R11-1(4245.551mil,-1544.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3870.394mil,2849.252mil)(3870.394mil,2870.905mil) on Top Overlay And Pad D28-1(3875.315mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3870.394mil,2849.252mil)(3919.606mil,2849.252mil) on Top Overlay And Pad D28-1(3875.315mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3870.394mil,2849.252mil)(3919.606mil,2849.252mil) on Top Overlay And Pad D28-2(3895mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3919.606mil,2849.252mil)(3919.606mil,2870.905mil) on Top Overlay And Pad D28-3(3914.685mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3870.394mil,2849.252mil)(3919.606mil,2849.252mil) on Top Overlay And Pad D28-3(3914.685mil,2850.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Track (3919.606mil,2849.252mil)(3919.606mil,2870.905mil) on Top Overlay And Pad D28-4(3914.685mil,2880.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Track (3870.394mil,2870.905mil)(3919.606mil,2870.905mil) on Top Overlay And Pad D28-4(3914.685mil,2880.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Track (3870.394mil,2849.252mil)(3870.394mil,2870.905mil) on Top Overlay And Pad D28-5(3875.315mil,2880.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Track (3870.394mil,2870.905mil)(3919.606mil,2870.905mil) on Top Overlay And Pad D28-5(3875.315mil,2880.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.827mil,3875mil)(3712.441mil,3875mil) on Top Overlay And Pad VD17-3(3669.134mil,3901.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3712.441mil,3847.441mil)(3712.441mil,3875mil) on Top Overlay And Pad VD17-2(3696.693mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.827mil,3847.441mil)(3712.441mil,3847.441mil) on Top Overlay And Pad VD17-2(3696.693mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3625.827mil,3847.441mil)(3625.827mil,3875mil) on Top Overlay And Pad VD17-1(3641.575mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3625.827mil,3847.441mil)(3712.441mil,3847.441mil) on Top Overlay And Pad VD17-1(3641.575mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4010.63mil,3875mil)(4097.244mil,3875mil) on Top Overlay And Pad VD13-3(4053.937mil,3901.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (4097.244mil,3847.441mil)(4097.244mil,3875mil) on Top Overlay And Pad VD13-2(4081.496mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4010.63mil,3847.441mil)(4097.244mil,3847.441mil) on Top Overlay And Pad VD13-2(4081.496mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (4010.63mil,3847.441mil)(4010.63mil,3875mil) on Top Overlay And Pad VD13-1(4026.378mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4010.63mil,3847.441mil)(4097.244mil,3847.441mil) on Top Overlay And Pad VD13-1(4026.378mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4285.472mil,2864.685mil)(4285.472mil,2888.307mil) on Top Overlay And Pad C25-2(4299.252mil,2852.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4313.032mil,2864.685mil)(4313.032mil,2888.307mil) on Top Overlay And Pad C25-2(4299.252mil,2852.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4285.472mil,2864.685mil)(4285.472mil,2888.307mil) on Top Overlay And Pad C25-1(4299.252mil,2900.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4313.032mil,2864.685mil)(4313.032mil,2888.307mil) on Top Overlay And Pad C25-1(4299.252mil,2900.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C8" (4121.059mil,-1577.09mil) on Top Overlay And Pad R12-2(4160.591mil,-1544.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (4020.35mil,-1577.09mil) on Top Overlay And Pad R12-1(4042.48mil,-1544.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5816.693mil,1708.032mil)(5840.315mil,1708.032mil) on Top Overlay And Pad C47-2(5852.126mil,1694.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5816.693mil,1680.472mil)(5840.315mil,1680.472mil) on Top Overlay And Pad C47-2(5852.126mil,1694.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5816.693mil,1708.032mil)(5840.315mil,1708.032mil) on Top Overlay And Pad C47-1(5804.882mil,1694.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5816.693mil,1680.472mil)(5840.315mil,1680.472mil) on Top Overlay And Pad C47-1(5804.882mil,1694.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6001.693mil,1685.472mil)(6025.315mil,1685.472mil) on Top Overlay And Pad C34-2(6037.126mil,1699.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6001.693mil,1713.032mil)(6025.315mil,1713.032mil) on Top Overlay And Pad C34-2(6037.126mil,1699.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6001.693mil,1685.472mil)(6025.315mil,1685.472mil) on Top Overlay And Pad C34-1(5989.882mil,1699.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6001.693mil,1713.032mil)(6025.315mil,1713.032mil) on Top Overlay And Pad C34-1(5989.882mil,1699.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5076.693mil,1443.78mil)(5163.307mil,1443.78mil) on Top Overlay And Pad VD1-3(5120mil,1470.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (5163.307mil,1416.22mil)(5163.307mil,1443.78mil) on Top Overlay And Pad VD1-2(5147.559mil,1389.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5076.693mil,1416.22mil)(5163.307mil,1416.22mil) on Top Overlay And Pad VD1-2(5147.559mil,1389.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (5076.693mil,1416.22mil)(5076.693mil,1443.78mil) on Top Overlay And Pad VD1-1(5092.441mil,1389.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5076.693mil,1416.22mil)(5163.307mil,1416.22mil) on Top Overlay And Pad VD1-1(5092.441mil,1389.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6774.526mil,-1540.472mil)(6798.148mil,-1540.472mil) on Top Overlay And Pad C2-2(6809.959mil,-1526.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6774.526mil,-1512.913mil)(6798.148mil,-1512.913mil) on Top Overlay And Pad C2-2(6809.959mil,-1526.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6774.526mil,-1540.472mil)(6798.148mil,-1540.472mil) on Top Overlay And Pad C2-1(6762.715mil,-1526.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6774.526mil,-1512.913mil)(6798.148mil,-1512.913mil) on Top Overlay And Pad C2-1(6762.715mil,-1526.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5109.528mil,1656.693mil)(5109.528mil,1680.315mil) on Top Overlay And Pad C21-2(5095.748mil,1692.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5081.968mil,1656.693mil)(5081.968mil,1680.315mil) on Top Overlay And Pad C21-2(5095.748mil,1692.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5109.528mil,1656.693mil)(5109.528mil,1680.315mil) on Top Overlay And Pad C21-1(5095.748mil,1644.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5081.968mil,1656.693mil)(5081.968mil,1680.315mil) on Top Overlay And Pad C21-1(5095.748mil,1644.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6462.243mil,-1554.252mil)(6462.243mil,-1530.63mil) on Top Overlay And Pad C18-2(6476.023mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6489.802mil,-1554.252mil)(6489.802mil,-1530.63mil) on Top Overlay And Pad C18-2(6476.023mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6462.243mil,-1554.252mil)(6462.243mil,-1530.63mil) on Top Overlay And Pad C18-1(6476.023mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6489.802mil,-1554.252mil)(6489.802mil,-1530.63mil) on Top Overlay And Pad C18-1(6476.023mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6628.227mil,-1554.252mil)(6628.227mil,-1530.63mil) on Top Overlay And Pad C16-2(6614.448mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6600.668mil,-1554.252mil)(6600.668mil,-1530.63mil) on Top Overlay And Pad C16-2(6614.448mil,-1518.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6628.227mil,-1554.252mil)(6628.227mil,-1530.63mil) on Top Overlay And Pad C16-1(6614.448mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (6600.668mil,-1554.252mil)(6600.668mil,-1530.63mil) on Top Overlay And Pad C16-1(6614.448mil,-1566.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6201.535mil,3468.819mil)(6288.149mil,3468.819mil) on Top Overlay And Pad VD16-3(6244.842mil,3495.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (6288.149mil,3441.26mil)(6288.149mil,3468.819mil) on Top Overlay And Pad VD16-2(6272.401mil,3414.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6201.535mil,3441.26mil)(6288.149mil,3441.26mil) on Top Overlay And Pad VD16-2(6272.401mil,3414.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (6201.535mil,3441.26mil)(6201.535mil,3468.819mil) on Top Overlay And Pad VD16-1(6217.283mil,3414.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6201.535mil,3441.26mil)(6288.149mil,3441.26mil) on Top Overlay And Pad VD16-1(6217.283mil,3414.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3882.362mil,3875mil)(3968.976mil,3875mil) on Top Overlay And Pad VD12-3(3925.669mil,3901.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3968.976mil,3847.441mil)(3968.976mil,3875mil) on Top Overlay And Pad VD12-2(3953.228mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3882.362mil,3847.441mil)(3968.976mil,3847.441mil) on Top Overlay And Pad VD12-2(3953.228mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3882.362mil,3847.441mil)(3882.362mil,3875mil) on Top Overlay And Pad VD12-1(3898.11mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3882.362mil,3847.441mil)(3968.976mil,3847.441mil) on Top Overlay And Pad VD12-1(3898.11mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4055.472mil,1959.685mil)(4055.472mil,1983.307mil) on Top Overlay And Pad C6-2(4069.252mil,1947.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4083.032mil,1959.685mil)(4083.032mil,1983.307mil) on Top Overlay And Pad C6-2(4069.252mil,1947.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4055.472mil,1959.685mil)(4055.472mil,1983.307mil) on Top Overlay And Pad C6-1(4069.252mil,1995.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4083.032mil,1959.685mil)(4083.032mil,1983.307mil) on Top Overlay And Pad C6-1(4069.252mil,1995.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3674.528mil,1746.693mil)(3674.528mil,1770.315mil) on Top Overlay And Pad C3-2(3660.748mil,1782.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.968mil,1746.693mil)(3646.968mil,1770.315mil) on Top Overlay And Pad C3-2(3660.748mil,1782.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3674.528mil,1746.693mil)(3674.528mil,1770.315mil) on Top Overlay And Pad C3-1(3660.748mil,1734.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.968mil,1746.693mil)(3646.968mil,1770.315mil) on Top Overlay And Pad C3-1(3660.748mil,1734.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5474.528mil,1651.693mil)(5474.528mil,1675.315mil) on Top Overlay And Pad C1-2(5460.748mil,1687.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5446.968mil,1651.693mil)(5446.968mil,1675.315mil) on Top Overlay And Pad C1-2(5460.748mil,1687.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5474.528mil,1651.693mil)(5474.528mil,1675.315mil) on Top Overlay And Pad C1-1(5460.748mil,1639.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5446.968mil,1651.693mil)(5446.968mil,1675.315mil) on Top Overlay And Pad C1-1(5460.748mil,1639.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3754.095mil,3875mil)(3840.709mil,3875mil) on Top Overlay And Pad VD14-3(3797.402mil,3901.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3754.095mil,3847.441mil)(3840.709mil,3847.441mil) on Top Overlay And Pad VD14-2(3824.961mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3840.709mil,3847.441mil)(3840.709mil,3875mil) on Top Overlay And Pad VD14-2(3824.961mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3754.095mil,3847.441mil)(3754.095mil,3875mil) on Top Overlay And Pad VD14-1(3769.843mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3754.095mil,3847.441mil)(3840.709mil,3847.441mil) on Top Overlay And Pad VD14-1(3769.843mil,3820.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2599.685mil,3889.528mil)(2623.307mil,3889.528mil) on Top Overlay And Pad C43-2(2587.874mil,3875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2599.685mil,3861.968mil)(2623.307mil,3861.968mil) on Top Overlay And Pad C43-2(2587.874mil,3875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2599.685mil,3889.528mil)(2623.307mil,3889.528mil) on Top Overlay And Pad C43-1(2635.118mil,3875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2599.685mil,3861.968mil)(2623.307mil,3861.968mil) on Top Overlay And Pad C43-1(2635.118mil,3875.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2594.685mil,3724.528mil)(2618.307mil,3724.528mil) on Top Overlay And Pad C35-2(2582.874mil,3710.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2594.685mil,3696.968mil)(2618.307mil,3696.968mil) on Top Overlay And Pad C35-2(2582.874mil,3710.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2594.685mil,3724.528mil)(2618.307mil,3724.528mil) on Top Overlay And Pad C35-1(2630.118mil,3710.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2594.685mil,3696.968mil)(2618.307mil,3696.968mil) on Top Overlay And Pad C35-1(2630.118mil,3710.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3469.685mil,3891.968mil)(3493.307mil,3891.968mil) on Top Overlay And Pad C51-2(3457.874mil,3905.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3469.685mil,3919.528mil)(3493.307mil,3919.528mil) on Top Overlay And Pad C51-2(3457.874mil,3905.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3469.685mil,3891.968mil)(3493.307mil,3891.968mil) on Top Overlay And Pad C51-1(3505.118mil,3905.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3469.685mil,3919.528mil)(3493.307mil,3919.528mil) on Top Overlay And Pad C51-1(3505.118mil,3905.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4065.472mil,4524.685mil)(4065.472mil,4548.307mil) on Top Overlay And Pad C46-2(4079.252mil,4512.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4093.032mil,4524.685mil)(4093.032mil,4548.307mil) on Top Overlay And Pad C46-2(4079.252mil,4512.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4065.472mil,4524.685mil)(4065.472mil,4548.307mil) on Top Overlay And Pad C46-1(4079.252mil,4560.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4093.032mil,4524.685mil)(4093.032mil,4548.307mil) on Top Overlay And Pad C46-1(4079.252mil,4560.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4410.472mil,3214.685mil)(4410.472mil,3238.307mil) on Top Overlay And Pad C44-2(4424.252mil,3202.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4438.032mil,3214.685mil)(4438.032mil,3238.307mil) on Top Overlay And Pad C44-2(4424.252mil,3202.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4410.472mil,3214.685mil)(4410.472mil,3238.307mil) on Top Overlay And Pad C44-1(4424.252mil,3250.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4438.032mil,3214.685mil)(4438.032mil,3238.307mil) on Top Overlay And Pad C44-1(4424.252mil,3250.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3154.685mil,3579.528mil)(3178.307mil,3579.528mil) on Top Overlay And Pad C42-2(3142.874mil,3565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3154.685mil,3551.968mil)(3178.307mil,3551.968mil) on Top Overlay And Pad C42-2(3142.874mil,3565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3154.685mil,3579.528mil)(3178.307mil,3579.528mil) on Top Overlay And Pad C42-1(3190.118mil,3565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3154.685mil,3551.968mil)(3178.307mil,3551.968mil) on Top Overlay And Pad C42-1(3190.118mil,3565.748mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3845.472mil,4529.685mil)(3845.472mil,4553.307mil) on Top Overlay And Pad C33-2(3859.252mil,4517.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3873.032mil,4529.685mil)(3873.032mil,4553.307mil) on Top Overlay And Pad C33-2(3859.252mil,4517.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3845.472mil,4529.685mil)(3845.472mil,4553.307mil) on Top Overlay And Pad C33-1(3859.252mil,4565.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3873.032mil,4529.685mil)(3873.032mil,4553.307mil) on Top Overlay And Pad C33-1(3859.252mil,4565.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5184.528mil,3676.693mil)(5184.528mil,3700.315mil) on Top Overlay And Pad C63-2(5170.748mil,3712.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5156.968mil,3676.693mil)(5156.968mil,3700.315mil) on Top Overlay And Pad C63-2(5170.748mil,3712.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5184.528mil,3676.693mil)(5184.528mil,3700.315mil) on Top Overlay And Pad C63-1(5170.748mil,3664.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (5156.968mil,3676.693mil)(5156.968mil,3700.315mil) on Top Overlay And Pad C63-1(5170.748mil,3664.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4134.528mil,2861.693mil)(4134.528mil,2885.315mil) on Top Overlay And Pad C19-2(4120.748mil,2897.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4106.968mil,2861.693mil)(4106.968mil,2885.315mil) on Top Overlay And Pad C19-2(4120.748mil,2897.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4134.528mil,2861.693mil)(4134.528mil,2885.315mil) on Top Overlay And Pad C19-1(4120.748mil,2849.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4106.968mil,2861.693mil)(4106.968mil,2885.315mil) on Top Overlay And Pad C19-1(4120.748mil,2849.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4211.968mil,3221.693mil)(4211.968mil,3245.315mil) on Top Overlay And Pad C20-2(4225.748mil,3257.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4239.528mil,3221.693mil)(4239.528mil,3245.315mil) on Top Overlay And Pad C20-2(4225.748mil,3257.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4211.968mil,3221.693mil)(4211.968mil,3245.315mil) on Top Overlay And Pad C20-1(4225.748mil,3209.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4239.528mil,3221.693mil)(4239.528mil,3245.315mil) on Top Overlay And Pad C20-1(4225.748mil,3209.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1914.528mil,3186.693mil)(1914.528mil,3210.315mil) on Top Overlay And Pad C36-2(1900.748mil,3222.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1886.968mil,3186.693mil)(1886.968mil,3210.315mil) on Top Overlay And Pad C36-2(1900.748mil,3222.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1914.528mil,3186.693mil)(1914.528mil,3210.315mil) on Top Overlay And Pad C36-1(1900.748mil,3174.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (1886.968mil,3186.693mil)(1886.968mil,3210.315mil) on Top Overlay And Pad C36-1(1900.748mil,3174.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3051.574mil,4762.559mil)(3051.574mil,4849.173mil) on Top Overlay And Pad VD9-3(3078.149mil,4805.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3024.015mil,4762.559mil)(3024.015mil,4849.173mil) on Top Overlay And Pad VD9-2(2997.44mil,4778.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3024.015mil,4762.559mil)(3051.574mil,4762.559mil) on Top Overlay And Pad VD9-2(2997.44mil,4778.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3024.015mil,4762.559mil)(3024.015mil,4849.173mil) on Top Overlay And Pad VD9-1(2997.44mil,4833.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (3024.015mil,4849.173mil)(3051.574mil,4849.173mil) on Top Overlay And Pad VD9-1(2997.44mil,4833.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4056.968mil,2156.693mil)(4056.968mil,2180.315mil) on Top Overlay And Pad C37-2(4070.748mil,2192.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4084.528mil,2156.693mil)(4084.528mil,2180.315mil) on Top Overlay And Pad C37-2(4070.748mil,2192.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4056.968mil,2156.693mil)(4056.968mil,2180.315mil) on Top Overlay And Pad C37-1(4070.748mil,2144.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4084.528mil,2156.693mil)(4084.528mil,2180.315mil) on Top Overlay And Pad C37-1(4070.748mil,2144.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2994.528mil,4526.693mil)(2994.528mil,4550.315mil) on Top Overlay And Pad C56-2(2980.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2966.968mil,4526.693mil)(2966.968mil,4550.315mil) on Top Overlay And Pad C56-2(2980.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2994.528mil,4526.693mil)(2994.528mil,4550.315mil) on Top Overlay And Pad C56-1(2980.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2966.968mil,4526.693mil)(2966.968mil,4550.315mil) on Top Overlay And Pad C56-1(2980.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3889.528mil,1956.693mil)(3889.528mil,1980.315mil) on Top Overlay And Pad C38-2(3875.748mil,1992.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3861.968mil,1956.693mil)(3861.968mil,1980.315mil) on Top Overlay And Pad C38-2(3875.748mil,1992.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3889.528mil,1956.693mil)(3889.528mil,1980.315mil) on Top Overlay And Pad C38-1(3875.748mil,1944.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3861.968mil,1956.693mil)(3861.968mil,1980.315mil) on Top Overlay And Pad C38-1(3875.748mil,1944.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2727.125mil,4808.819mil)(2813.74mil,4808.819mil) on Top Overlay And Pad VD10-3(2770.432mil,4835.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (2813.74mil,4781.26mil)(2813.74mil,4808.819mil) on Top Overlay And Pad VD10-2(2797.992mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2727.125mil,4781.26mil)(2813.74mil,4781.26mil) on Top Overlay And Pad VD10-2(2797.992mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (2727.125mil,4781.26mil)(2727.125mil,4808.819mil) on Top Overlay And Pad VD10-1(2742.873mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2727.125mil,4781.26mil)(2813.74mil,4781.26mil) on Top Overlay And Pad VD10-1(2742.873mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3654.528mil,4526.693mil)(3654.528mil,4550.315mil) on Top Overlay And Pad C53-2(3640.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3626.968mil,4526.693mil)(3626.968mil,4550.315mil) on Top Overlay And Pad C53-2(3640.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3654.528mil,4526.693mil)(3654.528mil,4550.315mil) on Top Overlay And Pad C53-1(3640.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3626.968mil,4526.693mil)(3626.968mil,4550.315mil) on Top Overlay And Pad C53-1(3640.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3899.528mil,2356.693mil)(3899.528mil,2380.315mil) on Top Overlay And Pad C39-2(3885.748mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3871.968mil,2356.693mil)(3871.968mil,2380.315mil) on Top Overlay And Pad C39-2(3885.748mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3899.528mil,2356.693mil)(3899.528mil,2380.315mil) on Top Overlay And Pad C39-1(3885.748mil,2344.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3871.968mil,2356.693mil)(3871.968mil,2380.315mil) on Top Overlay And Pad C39-1(3885.748mil,2344.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3191.968mil,4526.693mil)(3191.968mil,4550.315mil) on Top Overlay And Pad C58-2(3205.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3219.528mil,4526.693mil)(3219.528mil,4550.315mil) on Top Overlay And Pad C58-2(3205.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3191.968mil,4526.693mil)(3191.968mil,4550.315mil) on Top Overlay And Pad C58-1(3205.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3219.528mil,4526.693mil)(3219.528mil,4550.315mil) on Top Overlay And Pad C58-1(3205.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4270.472mil,4524.685mil)(4270.472mil,4548.307mil) on Top Overlay And Pad C11-2(4284.252mil,4512.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4298.032mil,4524.685mil)(4298.032mil,4548.307mil) on Top Overlay And Pad C11-2(4284.252mil,4512.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4270.472mil,4524.685mil)(4270.472mil,4548.307mil) on Top Overlay And Pad C11-1(4284.252mil,4560.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4298.032mil,4524.685mil)(4298.032mil,4548.307mil) on Top Overlay And Pad C11-1(4284.252mil,4560.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3894.528mil,2156.693mil)(3894.528mil,2180.315mil) on Top Overlay And Pad C40-2(3880.748mil,2192.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3866.968mil,2156.693mil)(3866.968mil,2180.315mil) on Top Overlay And Pad C40-2(3880.748mil,2192.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3894.528mil,2156.693mil)(3894.528mil,2180.315mil) on Top Overlay And Pad C40-1(3880.748mil,2144.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3866.968mil,2156.693mil)(3866.968mil,2180.315mil) on Top Overlay And Pad C40-1(3880.748mil,2144.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4455.472mil,4534.685mil)(4455.472mil,4558.307mil) on Top Overlay And Pad C12-2(4469.252mil,4522.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4483.032mil,4534.685mil)(4483.032mil,4558.307mil) on Top Overlay And Pad C12-2(4469.252mil,4522.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4455.472mil,4534.685mil)(4455.472mil,4558.307mil) on Top Overlay And Pad C12-1(4469.252mil,4570.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4483.032mil,4534.685mil)(4483.032mil,4558.307mil) on Top Overlay And Pad C12-1(4469.252mil,4570.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2855.393mil,4808.819mil)(2942.007mil,4808.819mil) on Top Overlay And Pad VD11-3(2898.7mil,4835.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (2942.007mil,4781.26mil)(2942.007mil,4808.819mil) on Top Overlay And Pad VD11-2(2926.259mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2855.393mil,4781.26mil)(2942.007mil,4781.26mil) on Top Overlay And Pad VD11-2(2926.259mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Track (2855.393mil,4781.26mil)(2855.393mil,4808.819mil) on Top Overlay And Pad VD11-1(2871.141mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2855.393mil,4781.26mil)(2942.007mil,4781.26mil) on Top Overlay And Pad VD11-1(2871.141mil,4754.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2764.528mil,4526.693mil)(2764.528mil,4550.315mil) on Top Overlay And Pad C52-2(2750.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2736.968mil,4526.693mil)(2736.968mil,4550.315mil) on Top Overlay And Pad C52-2(2750.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2764.528mil,4526.693mil)(2764.528mil,4550.315mil) on Top Overlay And Pad C52-1(2750.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2736.968mil,4526.693mil)(2736.968mil,4550.315mil) on Top Overlay And Pad C52-1(2750.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4061.968mil,2351.693mil)(4061.968mil,2375.315mil) on Top Overlay And Pad C41-2(4075.748mil,2387.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4089.528mil,2351.693mil)(4089.528mil,2375.315mil) on Top Overlay And Pad C41-2(4075.748mil,2387.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4061.968mil,2351.693mil)(4061.968mil,2375.315mil) on Top Overlay And Pad C41-1(4075.748mil,2339.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4089.528mil,2351.693mil)(4089.528mil,2375.315mil) on Top Overlay And Pad C41-1(4075.748mil,2339.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.693mil,1195.472mil)(3670.315mil,1195.472mil) on Top Overlay And Pad C9-2(3682.126mil,1209.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.693mil,1223.032mil)(3670.315mil,1223.032mil) on Top Overlay And Pad C9-2(3682.126mil,1209.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.693mil,1195.472mil)(3670.315mil,1195.472mil) on Top Overlay And Pad C9-1(3634.882mil,1209.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3646.693mil,1223.032mil)(3670.315mil,1223.032mil) on Top Overlay And Pad C9-1(3634.882mil,1209.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3411.968mil,4526.693mil)(3411.968mil,4550.315mil) on Top Overlay And Pad C57-2(3425.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3439.528mil,4526.693mil)(3439.528mil,4550.315mil) on Top Overlay And Pad C57-2(3425.748mil,4562.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3411.968mil,4526.693mil)(3411.968mil,4550.315mil) on Top Overlay And Pad C57-1(3425.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3439.528mil,4526.693mil)(3439.528mil,4550.315mil) on Top Overlay And Pad C57-1(3425.748mil,4514.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4129.528mil,2646.693mil)(4129.528mil,2670.315mil) on Top Overlay And Pad C10-2(4115.748mil,2682.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4101.968mil,2646.693mil)(4101.968mil,2670.315mil) on Top Overlay And Pad C10-2(4115.748mil,2682.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4129.528mil,2646.693mil)(4129.528mil,2670.315mil) on Top Overlay And Pad C10-1(4115.748mil,2634.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4101.968mil,2646.693mil)(4101.968mil,2670.315mil) on Top Overlay And Pad C10-1(4115.748mil,2634.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
Rule Violations :350

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01