Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_fst_id MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 Resnet18FstIdManager \
	DFEModel=MAIA maxFileName=Resnet18FstId target='DFE' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_id/data/data-resnet-18-fst-id.txt 
]0; maxJavaRun: Resnet18FstIdManager DFEModel=MAIA maxFileName=Resnet18FstId target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_id/data/data-resnet-18-fst-id.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_fst_id
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_fst_id.Resnet18FstIdManager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18FstId target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_id/data/data-resnet-18-fst-id.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Wed 08:44: MaxCompiler version: 2021.1
Wed 08:44: Build "Resnet18FstId" start time: Wed Dec 22 08:44:54 GMT 2021
Wed 08:44: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Wed 08:44: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstId_MAIA_DFE_FREQ_300
Wed 08:44: Detailed build log available in "_build.log"
Wed 08:44: 
Wed 08:44: ENGINE BUILD PARAMETERS
Wed 08:44: 	              Build name: Resnet18FstId_MAIA_DFE_FREQ_300                                                                             
Wed 08:44: 	             maxFileName: Resnet18FstId                                                                                               
Wed 08:44: 	                  target: DFE                                                                                                         
Wed 08:44: 	                DFEModel: MAIA                                                                                                        
Wed 08:44: 	              enableMPCX: false                                                                                                       
Wed 08:44: 	                bitWidth: 32                                                                                                          
Wed 08:44: 	                     WBW: 32                                                                                                          
Wed 08:44: 	                   DTYPE: fixed                                                                                                       
Wed 08:44: 	           NUM_FRAC_BITS: 8                                                                                                           
Wed 08:44: 	                      PF: 1                                                                                                           
Wed 08:44: 	                      PC: 1                                                                                                           
Wed 08:44: 	                      PK: 1                                                                                                           
Wed 08:44: 	                       H: 1                                                                                                           
Wed 08:44: 	                       W: 1                                                                                                           
Wed 08:44: 	                       C: 1                                                                                                           
Wed 08:44: 	                       F: 1                                                                                                           
Wed 08:44: 	                       K: 1                                                                                                           
Wed 08:44: 	                     PAD: 0                                                                                                           
Wed 08:44: 	                       S: 1                                                                                                           
Wed 08:44: 	                     SEQ: 0                                                                                                           
Wed 08:44: 	                    FREQ: 300                                                                                                         
Wed 08:44: 	                USE_DRAM: false                                                                                                       
Wed 08:44: 	                 USE_BNN: false                                                                                                       
Wed 08:44: 	            USE_WINOGRAD: false                                                                                                       
Wed 08:44: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                       
Wed 08:44: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                           
Wed 08:44: 	                   DEBUG: false                                                                                                       
Wed 08:44: 	           COEFF_ON_CHIP: false                                                                                                       
Wed 08:44: 	              INIT_COEFF: false                                                                                                       
Wed 08:44: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_id/data/data-resnet-18-fst-id.txt
Wed 08:45: Generating kernel conv0 ...
Wed 08:45: Instantiating kernel "conv0"
Wed 08:45: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: coeffOnChip = true
Wed 08:45: Input height = 112, output height = 112, pad = 1
Wed 08:45: Counter H = 114 W = 114
Wed 08:45: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: Read for key = conv0
Wed 08:45: Ifmap buffer configuration 65536 x 1
Wed 08:45: loop = false
Wed 08:45: Building line buffer for "conv0" ...
Wed 08:45: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Wed 08:45: Line buffer input vector size: 1, output vector size: 9.
Wed 08:45: Number of separated line buffers: 1
Wed 08:45: Initialising line buffer kernel with 3 x 114 x 1
Wed 08:45: Size of line buffer output: 3
Wed 08:45: Number of line buffer output chunks: 3
Wed 08:45: Connecting outputs from chunk (#000) ...
Wed 08:45: Connecting outputs from chunk (#001) ...
Wed 08:45: Connecting outputs from chunk (#002) ...
Wed 08:45: Building the CORE arithmetic unit for "conv0" ...
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: CORE ifmap vector size: 9
Wed 08:45: CORE coefficient vector size: 9
Wed 08:45: CORE ofmap vector size: 1
Wed 08:45: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Wed 08:45: Connecting to output: ofmap
Wed 08:45: Connecting to output: ofmap_1
Wed 08:45: Compiling kernel "conv0"
Wed 08:45: 
Wed 08:45: Generating kernel conv1 ...
Wed 08:45: Instantiating kernel "conv1"
Wed 08:45: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: coeffOnChip = true
Wed 08:45: Input height = 56, output height = 56, pad = 1
Wed 08:45: Counter H = 58 W = 58
Wed 08:45: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: Read for key = conv1
Wed 08:45: Ifmap buffer configuration 4096 x 1
Wed 08:45: loop = false
Wed 08:45: Building line buffer for "conv1" ...
Wed 08:45: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Wed 08:45: Line buffer input vector size: 1, output vector size: 9.
Wed 08:45: Number of separated line buffers: 1
Wed 08:45: Initialising line buffer kernel with 3 x 58 x 1
Wed 08:45: Size of line buffer output: 3
Wed 08:45: Number of line buffer output chunks: 3
Wed 08:45: Connecting outputs from chunk (#000) ...
Wed 08:45: Connecting outputs from chunk (#001) ...
Wed 08:45: Connecting outputs from chunk (#002) ...
Wed 08:45: Building the CORE arithmetic unit for "conv1" ...
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: CORE ifmap vector size: 9
Wed 08:45: CORE coefficient vector size: 9
Wed 08:45: CORE ofmap vector size: 1
Wed 08:45: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Wed 08:45: Connecting to output: ofmap
Wed 08:45: Compiling kernel "conv1"
Wed 08:45: 
Wed 08:45: Generating kernel identity0 ...
Wed 08:45: Instantiating kernel "identity0"
Wed 08:45: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: Connecting to output: ofmap
Wed 08:45: Compiling kernel "identity0"
Wed 08:45: 
Wed 08:45: Generating kernel identity1 ...
Wed 08:45: Instantiating kernel "identity1"
Wed 08:45: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: Connecting to output: ofmap
Wed 08:45: Compiling kernel "identity1"
Wed 08:45: 
Wed 08:45: Generating kernel conv2 ...
Wed 08:45: Instantiating kernel "conv2"
Wed 08:45: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: coeffOnChip = true
Wed 08:45: Input height = 56, output height = 56, pad = 1
Wed 08:45: Counter H = 58 W = 58
Wed 08:45: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 08:45: Read for key = conv2
Wed 08:45: Ifmap buffer configuration 262144 x 1
Wed 08:45: loop = false
Wed 08:45: Building line buffer for "conv2" ...
Wed 08:45: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Wed 08:45: Line buffer input vector size: 1, output vector size: 9.
Wed 08:45: Number of separated line buffers: 1
Wed 08:45: Initialising line buffer kernel with 3 x 58 x 1
Wed 08:45: Size of line buffer output: 3
Wed 08:45: Number of line buffer output chunks: 3
Wed 08:45: Connecting outputs from chunk (#000) ...
Wed 08:45: Connecting outputs from chunk (#001) ...
Wed 08:45: Connecting outputs from chunk (#002) ...
Wed 08:45: Building the CORE arithmetic unit for "conv2" ...
Wed 08:45: WT = dfeFix(2, 0, UNSIGNED)
Wed 08:45: CORE ifmap vector size: 9
Wed 08:45: CORE coefficient vector size: 9
Wed 08:45: CORE ofmap vector size: 1
Wed 08:45: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Wed 08:45: Connecting residual: identity1
Wed 08:45: Connecting to output: ofmap
Wed 08:45: Compiling kernel "conv2"
Wed 08:45: 
Wed 08:45: Generating padding kernels for DRAM access
Wed 08:45: Instantiating kernel "ifmap_unpad"
Wed 08:45: Compiling kernel "ifmap_unpad"
Wed 08:45: 
Wed 08:45: Instantiating kernel "ofmap_pad"
Wed 08:45: Compiling kernel "ofmap_pad"
Wed 08:45: 
Wed 08:45: Setting up stream connections for conv0
Wed 08:45: Setting up stream connections for conv1
Wed 08:45: Setting up stream connections for identity0
Wed 08:45: FIFO depth: 262144
Wed 08:45: Setting up stream connections for identity1
Wed 08:45: FIFO depth: 262144
Wed 08:45: Setting up stream connections for conv2
Wed 08:45: FIFO depth: 262144
Wed 08:45: DRAM will be used to build the design
Wed 08:45: Setup streams for kernel "conv0"
Wed 08:45: # cycles:       2495232
Wed 08:45: # ifmap stream: 37632
Wed 08:45: # coeff stream: 1728
Wed 08:45: # ofmap stream: 200704
Wed 08:45: coeff vec size: 9
Wed 08:45: coeff stream bit width: 72
Wed 08:45: coeff stream chunk size: 9
Wed 08:45: Setup streams for kernel "conv1"
Wed 08:45: # cycles:       13778944
Wed 08:45: # ifmap stream: 200704
Wed 08:45: # coeff stream: 36864
Wed 08:45: # ofmap stream: 200704
Wed 08:45: coeff vec size: 9
Wed 08:45: coeff stream bit width: 72
Wed 08:45: coeff stream chunk size: 9
Wed 08:45: Setup streams for kernel "identity0"
Wed 08:45: # cycles:       200704
Wed 08:45: # ifmap stream: 200704
Wed 08:45: # coeff stream: 4160
Wed 08:45: # ofmap stream: 200704
Wed 08:45: coeff vec size: 0
Wed 08:45: coeff stream bit width: 0
Wed 08:45: coeff stream chunk size: 0
Wed 08:45: Setup streams for kernel "identity1"
Wed 08:45: # cycles:       200704
Wed 08:45: # ifmap stream: 200704
Wed 08:45: # coeff stream: 4160
Wed 08:45: # ofmap stream: 200704
Wed 08:45: coeff vec size: 0
Wed 08:45: coeff stream bit width: 0
Wed 08:45: coeff stream chunk size: 0
Wed 08:45: Setup streams for kernel "conv2"
Wed 08:45: # cycles:       13778944
Wed 08:45: # ifmap stream: 200704
Wed 08:45: # coeff stream: 36864
Wed 08:45: # ofmap stream: 200704
Wed 08:45: coeff vec size: 9
Wed 08:45: coeff stream bit width: 72
Wed 08:45: coeff stream chunk size: 9
Wed 08:45: Generating input files (VHDL, netlists, vendor specific IP cores)
Wed 10:53: Running back-end  build (15 phases)
Wed 10:53: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Wed 10:53: (2/15) - Synthesize DFE Modules (VivadoSynth)
Wed 10:53: Executing Synthesis Strategy VIVADO_DEFAULT
Wed 11:07: (3/15) - Generate Resource Report (VivadoResourceUsage)
Wed 11:07: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 11:07: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Wed 11:07: 
Wed 11:07: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Wed 11:07: For this compile, we estimate this process may take longer than 1 hour.
Wed 11:07: We recommend running in simulation to verify correctness before building hardware.
Wed 11:07: 
Wed 11:07: PRELIMINARY RESOURCE USAGE
Wed 11:07: FPGA: xcVU9P-FLGB2104-2-E
Wed 11:07: Logic utilization:      222163 / 3546720 (6.26%)
Wed 11:07:   LUTs:                  86861 / 1182240 (7.35%)
Wed 11:07:   Primary FFs:          135302 / 2364480 (5.72%)
Wed 11:07: DSP blocks:                  9 / 6840    (0.13%)
Wed 11:07: Block memory (BRAM18):     869 / 4320    (20.12%)
Wed 11:07: Block memory (URAM):       138 / 960     (14.38%)
Wed 11:07: 
Wed 11:07: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Wed 11:07: 
Wed 11:07: PRELIMINARY POWER REPORT
Wed 11:07: Total On-Chip Power (W) 10.17 (budget: 91.80) 
Wed 11:07: Dynamic Power (W)        7.49 
Wed 11:07: Device Static Power(W)   2.68 
Wed 11:07: 
Wed 11:07: (7/15) - Place DFE (VivadoImplementation)
Wed 11:07: Executing the following 10 Implementation Strategies in 10 threads:
Wed 11:07:  - VIVADO_DEFAULT
Wed 11:07:  - MAXELER1
Wed 11:07:  - MAXELER2
Wed 11:07:  - MAXELER3
Wed 11:07:  - MAXELER4
Wed 11:07:  - PERFORMANCE_EARLY_BLOCK_PLACEMENT
Wed 11:07:  - PERFORMANCE_EXPLORE
Wed 11:07:  - PERFORMANCE_EXTRA_TIMING_OPT
Wed 11:07:  - PERFORMANCE_NET_DELAY_HIGH
Wed 11:07:  - PERFORMANCE_REFINE_PLACEMENT
Wed 12:37: Implementation: Strategy "VIVADO_DEFAULT" failed timing with score 26278 (best score 26278)
Wed 12:42: Implementation: Strategy "PERFORMANCE_EXPLORE" failed timing with score 23228 (best score 23228)
Wed 12:46: Implementation: Strategy "PERFORMANCE_EXTRA_TIMING_OPT" failed timing with score 24912 (best score 23228)
Wed 12:48: Implementation: Strategy "MAXELER2" failed timing with score 24610 (best score 23228)
Wed 12:48: Implementation: Strategy "PERFORMANCE_REFINE_PLACEMENT" failed timing with score 20210 (best score 20210)
Wed 12:50: Implementation: Strategy "MAXELER4" failed timing with score 24000 (best score 20210)
Wed 12:50: Implementation: Strategy "PERFORMANCE_NET_DELAY_HIGH" failed timing with score 15981 (best score 15981)
Wed 12:51: Implementation: Strategy "MAXELER1" failed timing with score 12068 (best score 12068)
Wed 12:53: Implementation: Strategy "PERFORMANCE_EARLY_BLOCK_PLACEMENT" failed timing with score 61599 (best score 12068)
Wed 12:53: Implementation: Strategy "MAXELER3" failed timing with score 11121 (best score 11121)
Wed 12:53: Implementation: Failed to meet timing! Best score: 11121
Wed 12:53: (8/15) - Generate Resource Report (VivadoResourceUsage)
Wed 12:53: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 12:54: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Wed 12:54: 
Wed 12:54: FINAL POWER REPORT
Wed 12:54: Total On-Chip Power (W) 11.65 (budget: 91.80) 
Wed 12:54: Dynamic Power (W)        8.94 
Wed 12:54: Device Static Power(W)   2.71 
Wed 12:54: 
Wed 12:54: (11/15) - Generate Configuration (VivadoBitgen)
Wed 13:01: (12/15) - Update Checksum (VivadoUpdateChecksum)
Wed 13:03: (13/15) - Convert Programming File (VivadoCfgfileGen)
Wed 13:04: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Wed 13:04: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Wed 13:04: 
Wed 13:04: FINAL RESOURCE USAGE
Wed 13:04: FPGA: xcVU9P-FLGB2104-2-E
Wed 13:04: Logic utilization:      202724 / 3546720 (5.72%)
Wed 13:04:   LUTs:                  76455 / 1182240 (6.47%)
Wed 13:04:   Primary FFs:          126269 / 2364480 (5.34%)
Wed 13:04: DSP blocks:                  9 / 6840    (0.13%)
Wed 13:04: Block memory (BRAM18):     869 / 4320    (20.12%)
Wed 13:04: Block memory (URAM):       138 / 960     (14.38%)
Wed 13:04: 
Wed 13:04: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstId_MAIA_DFE_FREQ_300/results/Resnet18FstId.max (MD5Sum: d15abb7be49dd4632f8ce366c29e43aa)
