{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576546067224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576546067224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 09:27:47 2019 " "Processing started: Tue Dec 17 09:27:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576546067224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576546067224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576546067224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576546067677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-one " "Found design unit 1: test2-one" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576546088194 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576546088194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576546088194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test2 " "Elaborating entity \"test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576546088257 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y test2.vhd(10) " "VHDL Process Statement warning at test2.vhd(10): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] test2.vhd(10) " "Inferred latch for \"y\[0\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] test2.vhd(10) " "Inferred latch for \"y\[1\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] test2.vhd(10) " "Inferred latch for \"y\[2\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] test2.vhd(10) " "Inferred latch for \"y\[3\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] test2.vhd(10) " "Inferred latch for \"y\[4\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] test2.vhd(10) " "Inferred latch for \"y\[5\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] test2.vhd(10) " "Inferred latch for \"y\[6\]\" at test2.vhd(10)" {  } { { "test2.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test2/test2.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576546088257 "|test2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576546089098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576546089629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576546089629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576546089832 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576546089832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576546089832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576546089832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576546089895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 09:28:09 2019 " "Processing ended: Tue Dec 17 09:28:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576546089895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576546089895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576546089895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576546089895 ""}
