srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2019.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module design_1_Processor_0_0 (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_Input_rdr (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_PC (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_Processor (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_Read_addr_gen (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_Speed_reg (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_Timer (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_compare (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_control (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_flg_mem (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_proc_no_ctr (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_reg (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_reg_1 (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_reg__parameterized0 (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_reg__parameterized1 (VERI-9002)
INFO: analyzing module design_1_Processor_0_0_reg__parameterized1_0 (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_Processor_0_0_Input_rdr' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_input_rdr' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_PC' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_pc' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_Read_addr_gen' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_read_addr_gen' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_Speed_reg' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_speed_reg' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_Timer' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_timer' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_compare' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_compare' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_control' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_control' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_flg_mem' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_flg_mem' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_reg' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_reg' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_reg_1' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_reg_1' (VHDL-9006)
INFO: analyzing entity '\design_1_Processor_0_0_reg__parameterized0\' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity '\design_1_Processor_0_0_reg__parameterized0\' (VHDL-9006)
INFO: analyzing entity '\design_1_Processor_0_0_reg__parameterized1\' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity '\design_1_Processor_0_0_reg__parameterized1\' (VHDL-9006)
INFO: analyzing entity '\design_1_Processor_0_0_reg__parameterized1_0\' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity '\design_1_Processor_0_0_reg__parameterized1_0\' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_proc_no_ctr' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_proc_no_ctr' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0_Processor' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0_processor' (VHDL-9006)
INFO: analyzing entity 'design_1_Processor_0_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_processor_0_0' (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_Processor_0_0
VeriTop library:xil_defaultlib mod:glbl
VHDLTop: library:xil_defaultlib entity:design_1_processor_0_0 arch:
VHDLTop: library:xil_defaultlib entity:design_1_processor_0_0 arch:
END of tops
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.v(18): INFO: compiling module 'design_1_Processor_0_0_default' (VERI-1018)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.v(169149): INFO: compiling module 'glbl_default' (VERI-1018)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(175774): INFO: executing 'design_1_Processor_0_0_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(175377): INFO: executing 'design_1_Processor_0_0_Processor_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(2201): INFO: executing 'design_1_Processor_0_0_control_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(150173): INFO: executing 'design_1_Processor_0_0_proc_no_ctr_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(4653): INFO: executing 'design_1_Processor_0_0_flg_mem_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(149802): INFO: executing '\design_1_Processor_0_0_reg__parameterized1_default\(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(17): INFO: executing 'design_1_Processor_0_0_Input_rdr_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(88581): INFO: executing 'design_1_Processor_0_0_reg_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(149884): INFO: executing '\design_1_Processor_0_0_reg__parameterized1_0_default\(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(149679): INFO: executing '\design_1_Processor_0_0_reg__parameterized0_default\(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(149564): INFO: executing 'design_1_Processor_0_0_reg_1_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(778): INFO: executing 'design_1_Processor_0_0_PC_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(910): INFO: executing 'design_1_Processor_0_0_Read_addr_gen_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(976): INFO: executing 'design_1_Processor_0_0_Speed_reg_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(1504): INFO: executing 'design_1_Processor_0_0_Timer_default(STRUCTURE)' (VHDL-1067)
b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl(1829): INFO: executing 'design_1_Processor_0_0_compare_default(STRUCTURE)' (VHDL-1067)
srcscan exits with return value 0
