<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>
defines: 
time_elapsed: 2.644s
ram usage: 45604 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2l3cfeae/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:17</a>: Compile module &#34;work@check&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:64</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:7</a>: Compile module &#34;work@match_bits_v&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:29</a>: Compile module &#34;work@stimulus&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:29</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:64</a>: Top level module &#34;work@main&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html#l-67" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v:67</a>: Cannot find a module definition for &#34;work@main::match_bits&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp2l3cfeae/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_match_bits_v
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2l3cfeae/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2l3cfeae/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@check, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:17, parent:work@main
   |vpiDefName:work@check
   |vpiFullName:work@check
   |vpiProcess:
   \_always: , line:19
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:19
       |vpiCondition:
       \_operation: , line:19
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (a), line:19
           |vpiName:a
         |vpiOperand:
         \_ref_obj: (b), line:19
           |vpiName:b
       |vpiStmt:
       \_begin: , line:19
         |vpiFullName:work@check
         |vpiStmt:
         \_delay_control: , line:20
           |#1
           |vpiStmt:
           \_if_stmt: , line:20
             |vpiCondition:
             \_operation: , line:20
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (o_vhdl), line:20
                 |vpiName:o_vhdl
                 |vpiFullName:work@check.o_vhdl
               |vpiOperand:
               \_ref_obj: (o_verilog), line:20
                 |vpiName:o_verilog
                 |vpiFullName:work@check.o_verilog
             |vpiStmt:
             \_begin: , line:20
               |vpiFullName:work@check
               |vpiStmt:
               \_sys_func_call: ($display), line:21
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:21
                   |vpiConstType:6
                   |vpiDecompile:&#34;ERROR!&#34;
                   |vpiSize:8
                   |STRING:&#34;ERROR!&#34;
               |vpiStmt:
               \_sys_func_call: ($display), line:22
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:22
                   |vpiConstType:6
                   |vpiDecompile:&#34;VERILOG: &#34;
                   |vpiSize:11
                   |STRING:&#34;VERILOG: &#34;
                 |vpiArgument:
                 \_ref_obj: (o_verilog), line:22
                   |vpiName:o_verilog
               |vpiStmt:
               \_sys_func_call: ($display), line:23
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:23
                   |vpiConstType:6
                   |vpiDecompile:&#34;VHDL: &#34;
                   |vpiSize:8
                   |STRING:&#34;VHDL: &#34;
                 |vpiArgument:
                 \_ref_obj: (o_vhdl), line:23
                   |vpiName:o_vhdl
               |vpiStmt:
               \_sys_func_call: ($finish), line:24
                 |vpiName:$finish
   |vpiPort:
   \_port: (a), line:17
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:17
         |vpiName:a
         |vpiFullName:work@check.a
   |vpiPort:
   \_port: (b), line:17
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17
         |vpiName:b
         |vpiFullName:work@check.b
   |vpiPort:
   \_port: (o_vhdl), line:17
     |vpiName:o_vhdl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_vhdl), line:17
         |vpiName:o_vhdl
         |vpiFullName:work@check.o_vhdl
   |vpiPort:
   \_port: (o_verilog), line:17
     |vpiName:o_verilog
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o_verilog), line:17
         |vpiName:o_verilog
         |vpiFullName:work@check.o_verilog
   |vpiNet:
   \_logic_net: (a), line:17
   |vpiNet:
   \_logic_net: (b), line:17
   |vpiNet:
   \_logic_net: (o_vhdl), line:17
   |vpiNet:
   \_logic_net: (o_verilog), line:17
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiNet:
   \_logic_net: (a), line:65
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:65
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (o_vhdl), line:65
     |vpiName:o_vhdl
     |vpiFullName:work@main.o_vhdl
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (o_verilog), line:65
     |vpiName:o_verilog
     |vpiFullName:work@main.o_verilog
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@match_bits_v, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:7, parent:work@main
   |vpiDefName:work@match_bits_v
   |vpiFullName:work@match_bits_v
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_operation: , line:10
         |vpiOpType:35
         |vpiOperand:
         \_ref_obj: (a), line:10
           |vpiName:a
         |vpiOperand:
         \_ref_obj: (b), line:10
           |vpiName:b
       |vpiStmt:
       \_begin: , line:10
         |vpiFullName:work@match_bits_v
         |vpiStmt:
         \_for_stmt: , line:11
           |vpiFullName:work@match_bits_v
           |vpiCondition:
           \_operation: , line:11
             |vpiOpType:19
             |vpiOperand:
             \_ref_obj: (i), line:11
               |vpiName:i
               |vpiFullName:work@match_bits_v.i
             |vpiOperand:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiForInitStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_unsupported_expr: , line:5
               |STRING:`timescale 1ns/1ps

             |vpiLhs:
             \_logic_var: (@@BAD_SYMBOL@@), line:11
               |vpiName:@@BAD_SYMBOL@@
               |vpiFullName:work@match_bits_v.@@BAD_SYMBOL@@
           |vpiForIncStmt:
           \_operation: , line:11
             |vpiOpType:82
             |vpiOperand:
             \_ref_obj: (i), line:11
               |vpiName:i
           |vpiStmt:
           \_begin: , line:11
             |vpiFullName:work@match_bits_v
             |vpiStmt:
             \_assignment: , line:12
               |vpiBlocking:1
               |vpiLhs:
               \_bit_select: (match), line:12
                 |vpiName:match
                 |vpiFullName:work@match_bits_v.match
                 |vpiIndex:
                 \_ref_obj: (i), line:12
                   |vpiName:i
               |vpiRhs:
               \_operation: , line:12
                 |vpiOpType:4
                 |vpiOperand:
                 \_operation: , line:12
                   |vpiOpType:30
                   |vpiOperand:
                   \_bit_select: (a), line:12
                     |vpiName:a
                     |vpiFullName:work@match_bits_v.a
                     |vpiIndex:
                     \_ref_obj: (i), line:12
                       |vpiName:i
                       |vpiFullName:work@match_bits_v.i
                   |vpiOperand:
                   \_bit_select: (b), line:12
                     |vpiName:b
                     |vpiFullName:work@match_bits_v.b
                     |vpiIndex:
                     \_ref_obj: (i), line:12
                       |vpiName:i
                       |vpiFullName:work@match_bits_v.i
   |vpiPort:
   \_port: (a), line:7
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:7
         |vpiName:a
         |vpiFullName:work@match_bits_v.a
   |vpiPort:
   \_port: (b), line:7
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:7
         |vpiName:b
         |vpiFullName:work@match_bits_v.b
   |vpiPort:
   \_port: (match), line:7
     |vpiName:match
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (match), line:7
         |vpiName:match
         |vpiFullName:work@match_bits_v.match
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:7
   |vpiNet:
   \_logic_net: (b), line:7
   |vpiNet:
   \_logic_net: (match), line:7
   |vpiNet:
   \_logic_net: (i), line:8
     |vpiName:i
     |vpiFullName:work@match_bits_v.i
   |vpiNet:
   \_logic_net: (ab_xor), line:9
     |vpiName:ab_xor
     |vpiFullName:work@match_bits_v.ab_xor
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@stimulus, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:29, parent:work@main
   |vpiDefName:work@stimulus
   |vpiFullName:work@stimulus
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:32
       |vpiFullName:work@stimulus
       |vpiStmt:
       \_for_stmt: , line:33
         |vpiFullName:work@stimulus
         |vpiCondition:
         \_operation: , line:33
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:33
             |vpiName:i
             |vpiFullName:work@stimulus.i
           |vpiOperand:
           \_ref_obj: (S), line:33
             |vpiName:S
             |vpiFullName:work@stimulus.S
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:5
             |STRING:`timescale 1ns/1ps

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:33
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:33
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:33
             |vpiName:i
         |vpiStmt:
         \_begin: , line:33
           |vpiFullName:work@stimulus
           |vpiStmt:
           \_delay_control: , line:34
             |#5
           |vpiStmt:
           \_for_stmt: , line:35
             |vpiFullName:work@stimulus
             |vpiCondition:
             \_operation: , line:35
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (k), line:35
                 |vpiName:k
                 |vpiFullName:work@stimulus.k
               |vpiOperand:
               \_constant: , line:35
                 |vpiConstType:7
                 |vpiDecompile:8
                 |vpiSize:32
                 |INT:8
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_unsupported_expr: , line:5
                 |STRING:`timescale 1ns/1ps

               |vpiLhs:
               \_logic_var: (@@BAD_SYMBOL@@), line:35
                 |vpiName:@@BAD_SYMBOL@@
                 |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
             |vpiForIncStmt:
             \_operation: , line:35
               |vpiOpType:82
               |vpiOperand:
               \_ref_obj: (k), line:35
                 |vpiName:k
             |vpiStmt:
             \_begin: , line:35
               |vpiFullName:work@stimulus
               |vpiStmt:
               \_assignment: , line:36
                 |vpiLhs:
                 \_bit_select: (a), line:36
                   |vpiName:a
                   |vpiFullName:work@stimulus.a
                   |vpiIndex:
                   \_ref_obj: (k), line:36
                     |vpiName:k
                 |vpiRhs:
                 \_func_call: (inject), line:36
                   |vpiName:inject
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:41
       |vpiFullName:work@stimulus
       |vpiStmt:
       \_for_stmt: , line:42
         |vpiFullName:work@stimulus
         |vpiCondition:
         \_operation: , line:42
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:42
             |vpiName:i
             |vpiFullName:work@stimulus.i
           |vpiOperand:
           \_ref_obj: (S), line:42
             |vpiName:S
             |vpiFullName:work@stimulus.S
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_unsupported_expr: , line:5
             |STRING:`timescale 1ns/1ps

           |vpiLhs:
           \_logic_var: (@@BAD_SYMBOL@@), line:42
             |vpiName:@@BAD_SYMBOL@@
             |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
         |vpiForIncStmt:
         \_operation: , line:42
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:42
             |vpiName:i
         |vpiStmt:
         \_begin: , line:42
           |vpiFullName:work@stimulus
           |vpiStmt:
           \_delay_control: , line:43
             |#4
           |vpiStmt:
           \_for_stmt: , line:44
             |vpiFullName:work@stimulus
             |vpiCondition:
             \_operation: , line:44
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (l), line:44
                 |vpiName:l
                 |vpiFullName:work@stimulus.l
               |vpiOperand:
               \_constant: , line:44
                 |vpiConstType:7
                 |vpiDecompile:8
                 |vpiSize:32
                 |INT:8
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_unsupported_expr: , line:5
                 |STRING:`timescale 1ns/1ps

               |vpiLhs:
               \_logic_var: (@@BAD_SYMBOL@@), line:44
                 |vpiName:@@BAD_SYMBOL@@
                 |vpiFullName:work@stimulus.@@BAD_SYMBOL@@
             |vpiForIncStmt:
             \_operation: , line:44
               |vpiOpType:82
               |vpiOperand:
               \_ref_obj: (l), line:44
                 |vpiName:l
             |vpiStmt:
             \_begin: , line:44
               |vpiFullName:work@stimulus
               |vpiStmt:
               \_assignment: , line:45
                 |vpiLhs:
                 \_bit_select: (b), line:45
                   |vpiName:b
                   |vpiFullName:work@stimulus.b
                   |vpiIndex:
                   \_ref_obj: (l), line:45
                     |vpiName:l
                 |vpiRhs:
                 \_func_call: (inject), line:45
                   |vpiName:inject
       |vpiStmt:
       \_delay_control: , line:48
         |#100
         |vpiStmt:
         \_sys_func_call: ($display), line:48
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:48
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:49
         |vpiName:$finish
   |vpiPort:
   \_port: (a), line:29
     |vpiName:a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:29
         |vpiName:a
         |vpiFullName:work@stimulus.a
         |vpiNetType:48
   |vpiPort:
   \_port: (b), line:29
     |vpiName:b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:29
         |vpiName:b
         |vpiFullName:work@stimulus.b
   |vpiTaskFunc:
   \_function: (inject), line:52
     |vpiName:inject
     |vpiFullName:work@stimulus.inject
     |vpiStmt:
     \_begin: , parent:inject
       |vpiFullName:work@stimulus.inject
       |vpiStmt:
       \_assign_stmt: 
         |vpiLhs:
         \_logic_var: (temp), line:53
           |vpiName:temp
           |vpiFullName:work@stimulus.inject.temp
           |vpiRange:
           \_range: , line:53
             |vpiLeftRange:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_begin: , line:54
         |vpiFullName:work@stimulus.inject
         |vpiStmt:
         \_assignment: , line:55
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (temp), line:55
             |vpiName:temp
             |vpiFullName:work@stimulus.inject.temp
           |vpiRhs:
           \_operation: , line:55
             |vpiOpType:13
             |vpiOperand:
             \_sys_func_call: ($random), line:55
               |vpiName:$random
             |vpiOperand:
             \_constant: , line:55
               |vpiConstType:7
               |vpiDecompile:16
               |vpiSize:32
               |INT:16
         |vpiStmt:
         \_if_else: , line:56
           |vpiCondition:
           \_operation: , line:56
             |vpiOpType:19
             |vpiOperand:
             \_ref_obj: (temp), line:56
               |vpiName:temp
               |vpiFullName:work@stimulus.inject.temp
             |vpiOperand:
             \_constant: , line:56
               |vpiConstType:7
               |vpiDecompile:10
               |vpiSize:32
               |INT:10
           |vpiStmt:
           \_assignment: , line:57
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (inject), line:57
               |vpiName:inject
               |vpiFullName:work@stimulus.inject.inject
             |vpiRhs:
             \_constant: , line:57
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiElseStmt:
           \_assignment: , line:59
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (inject), line:59
               |vpiName:inject
               |vpiFullName:work@stimulus.inject.inject
             |vpiRhs:
             \_constant: , line:59
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
   |vpiNet:
   \_logic_net: (a), line:29
   |vpiNet:
   \_logic_net: (b), line:29
   |vpiNet:
   \_logic_net: (i), line:31
     |vpiName:i
     |vpiFullName:work@stimulus.i
   |vpiNet:
   \_logic_net: (j), line:31
     |vpiName:j
     |vpiFullName:work@stimulus.j
   |vpiNet:
   \_logic_net: (k), line:31
     |vpiName:k
     |vpiFullName:work@stimulus.k
   |vpiNet:
   \_logic_net: (l), line:31
     |vpiName:l
     |vpiFullName:work@stimulus.l
   |vpiNet:
   \_logic_net: (temp), line:53
     |vpiName:temp
     |vpiFullName:work@stimulus.temp
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:30
     |vpiRhs:
     \_constant: , line:30
       |vpiConstType:7
       |vpiDecompile:20000
       |vpiSize:32
       |INT:20000
     |vpiLhs:
     \_parameter: (S), line:30
       |vpiName:S
   |vpiParameter:
   \_parameter: (S), line:30
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@main::match_bits (match_vhdl), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:67, parent:work@main
     |vpiDefName:work@main::match_bits
     |vpiName:match_vhdl
     |vpiFullName:work@main.match_vhdl
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64
   |vpiModule:
   \_module: work@match_bits_v (match_verilog), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:68, parent:work@main
     |vpiDefName:work@match_bits_v
     |vpiName:match_verilog
     |vpiFullName:work@main.match_verilog
     |vpiPort:
     \_port: (a), line:7, parent:match_verilog
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:65, parent:work@main
           |vpiName:a
           |vpiFullName:work@main.a
           |vpiNetType:1
           |vpiRange:
           \_range: , line:65
             |vpiLeftRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:7, parent:match_verilog
           |vpiName:a
           |vpiFullName:work@main.match_verilog.a
     |vpiPort:
     \_port: (b), line:7, parent:match_verilog
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:65, parent:work@main
           |vpiName:b
           |vpiFullName:work@main.b
           |vpiNetType:1
           |vpiRange:
           \_range: , line:65
             |vpiLeftRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:7, parent:match_verilog
           |vpiName:b
           |vpiFullName:work@main.match_verilog.b
     |vpiPort:
     \_port: (o_verilog), line:7, parent:match_verilog
       |vpiName:o_verilog
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (o_verilog)
         |vpiName:o_verilog
         |vpiActual:
         \_logic_net: (o_verilog), line:65, parent:work@main
           |vpiName:o_verilog
           |vpiFullName:work@main.o_verilog
           |vpiNetType:1
           |vpiRange:
           \_range: , line:65
             |vpiLeftRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (match), line:7, parent:match_verilog
           |vpiName:match
           |vpiFullName:work@main.match_verilog.match
           |vpiNetType:48
           |vpiRange:
           \_range: , line:7
             |vpiLeftRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (a), line:7, parent:match_verilog
     |vpiNet:
     \_logic_net: (b), line:7, parent:match_verilog
     |vpiNet:
     \_logic_net: (match), line:7, parent:match_verilog
     |vpiNet:
     \_logic_net: (i), line:8, parent:match_verilog
       |vpiName:i
       |vpiFullName:work@main.match_verilog.i
     |vpiNet:
     \_logic_net: (ab_xor), line:9, parent:match_verilog
       |vpiName:ab_xor
       |vpiFullName:work@main.match_verilog.ab_xor
       |vpiNetType:1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64
   |vpiModule:
   \_module: work@stimulus (stim), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:69, parent:work@main
     |vpiDefName:work@stimulus
     |vpiName:stim
     |vpiFullName:work@main.stim
     |vpiPort:
     \_port: (a), line:29, parent:stim
       |vpiName:a
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:65, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:29, parent:stim
           |vpiName:a
           |vpiFullName:work@main.stim.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:29
             |vpiLeftRange:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), line:29, parent:stim
       |vpiName:b
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:65, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:29, parent:stim
           |vpiName:b
           |vpiFullName:work@main.stim.b
     |vpiNet:
     \_logic_net: (a), line:29, parent:stim
     |vpiNet:
     \_logic_net: (b), line:29, parent:stim
     |vpiNet:
     \_logic_net: (i), line:31, parent:stim
       |vpiName:i
       |vpiFullName:work@main.stim.i
     |vpiNet:
     \_logic_net: (j), line:31, parent:stim
       |vpiName:j
       |vpiFullName:work@main.stim.j
     |vpiNet:
     \_logic_net: (k), line:31, parent:stim
       |vpiName:k
       |vpiFullName:work@main.stim.k
     |vpiNet:
     \_logic_net: (l), line:31, parent:stim
       |vpiName:l
       |vpiFullName:work@main.stim.l
     |vpiNet:
     \_logic_net: (temp), line:53, parent:stim
       |vpiName:temp
       |vpiFullName:work@main.stim.temp
       |vpiNetType:48
       |vpiRange:
       \_range: , line:53
         |vpiLeftRange:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64
     |vpiParameter:
     \_parameter: (S), line:30
       |vpiName:S
       |INT:20000
   |vpiModule:
   \_module: work@check (c), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:70, parent:work@main
     |vpiDefName:work@check
     |vpiName:c
     |vpiFullName:work@main.c
     |vpiPort:
     \_port: (a), line:17, parent:c
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:65, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:17, parent:c
           |vpiName:a
           |vpiFullName:work@main.c.a
     |vpiPort:
     \_port: (b), line:17, parent:c
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:65, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:17, parent:c
           |vpiName:b
           |vpiFullName:work@main.c.b
     |vpiPort:
     \_port: (o_vhdl), line:17, parent:c
       |vpiName:o_vhdl
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (o_vhdl)
         |vpiName:o_vhdl
         |vpiActual:
         \_logic_net: (o_vhdl), line:65, parent:work@main
           |vpiName:o_vhdl
           |vpiFullName:work@main.o_vhdl
           |vpiNetType:1
           |vpiRange:
           \_range: , line:65
             |vpiLeftRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:65
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (o_vhdl), line:17, parent:c
           |vpiName:o_vhdl
           |vpiFullName:work@main.c.o_vhdl
     |vpiPort:
     \_port: (o_verilog), line:17, parent:c
       |vpiName:o_verilog
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (o_verilog)
         |vpiName:o_verilog
         |vpiActual:
         \_logic_net: (o_verilog), line:65, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (o_verilog), line:17, parent:c
           |vpiName:o_verilog
           |vpiFullName:work@main.c.o_verilog
     |vpiNet:
     \_logic_net: (a), line:17, parent:c
     |vpiNet:
     \_logic_net: (b), line:17, parent:c
     |vpiNet:
     \_logic_net: (o_vhdl), line:17, parent:c
     |vpiNet:
     \_logic_net: (o_verilog), line:17, parent:c
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test8.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test8.v</a>, line:64
   |vpiNet:
   \_logic_net: (a), line:65, parent:work@main
   |vpiNet:
   \_logic_net: (b), line:65, parent:work@main
   |vpiNet:
   \_logic_net: (o_vhdl), line:65, parent:work@main
   |vpiNet:
   \_logic_net: (o_verilog), line:65, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \match_vhdl of type 32
Object: \match_verilog of type 32
Object: \a of type 44
Object: \b of type 44
Object: \o_verilog of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \match of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i of type 36
Object: \ab_xor of type 36
Object: \stim of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object: \S of type 41
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object: \i of type 36
Object: \j of type 36
Object: \k of type 36
Object: \l of type 36
Object: \temp of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 32
Object: \a of type 44
Object: \b of type 44
Object: \o_vhdl of type 44
Object: \o_verilog of type 44
Object: \a of type 36
Object: \b of type 36
Object: \o_vhdl of type 36
Object: \o_verilog of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_vhdl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o_verilog of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_check of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>