#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 26 00:13:27 2018
# Process ID: 6336
# Current directory: /home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.runs/synth_1/top.vds
# Journal file: /home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6343 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.305 ; gain = 86.699 ; free physical = 21336 ; free virtual = 58615
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/clk_div.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/clk_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_switch' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:22]
	Parameter LED bound to: 2'b00 
	Parameter SW1 bound to: 2'b01 
	Parameter SW4 bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'sw_4_4_S' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'S_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_E' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'E_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_N' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'N_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_W' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'W_din' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'EC' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:168]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_S' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:200]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_E' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:200]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_N' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:200]
WARNING: [Synth 8-567] referenced signal 'sw_4_4_W' should be on the sensitivity list [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:200]
INFO: [Synth 8-6155] done synthesizing module 'led_switch' (2#1) [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 21349 ; free virtual = 58628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 21349 ; free virtual = 58628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.930 ; gain = 131.324 ; free physical = 21349 ; free virtual = 58628
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]
Finished Parsing XDC File [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/constrs_1/new/my_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.430 ; gain = 0.000 ; free physical = 21079 ; free virtual = 58358
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21150 ; free virtual = 58430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21150 ; free virtual = 58430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21152 ; free virtual = 58432
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'led_switch'
INFO: [Synth 8-5544] ROM "stage_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'sequential' in module 'led_switch'
WARNING: [Synth 8-327] inferring latch for variable 'led_scan_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'led_switch_reg' [/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.srcs/sources_1/new/led_switch.v:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21143 ; free virtual = 58423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module led_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line38/led_switch_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line38/led_switch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line38/led_switch_reg[5] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line38/led_switch_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21131 ; free virtual = 58412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21004 ; free virtual = 58285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21004 ; free virtual = 58285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21002 ; free virtual = 58284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     6|
|4     |LUT2   |   109|
|5     |LUT3   |    28|
|6     |LUT4   |     8|
|7     |LUT5   |     9|
|8     |LUT6   |    16|
|9     |FDCE   |    73|
|10    |LD     |     8|
|11    |IBUF   |    14|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   311|
|2     |  nolabel_line32 |clk_div    |   224|
|3     |  nolabel_line38 |led_switch |    40|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21003 ; free virtual = 58284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1725.430 ; gain = 131.324 ; free physical = 21059 ; free virtual = 58341
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1725.430 ; gain = 503.824 ; free physical = 21060 ; free virtual = 58341
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1725.430 ; gain = 515.578 ; free physical = 21052 ; free virtual = 58334
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/justin/github/2018_fall_hardware_software_codesign_lab/led_detector/led_detector.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1749.441 ; gain = 0.000 ; free physical = 21051 ; free virtual = 58332
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 00:14:05 2018...
