### Logic Simulation
 - [Verilator](https://www.veripool.org/wiki/verilator)
   - A fast free Verilog/SystemVerilog simulator.
 - [GHDL](https://github.com/ghdl/ghdl)
   - An open-source simulator for the VHDL language.
 - [FreeHDL](http://freehdl.seul.org/)
   - A free, open source, GPL'ed VHDL simulator for Linux.
 - [TkGate](https://github.com/bnoordhuis/tkgate)
   - A digital circuit editor and simulator with a Tcl/Tk-based interface.
 - Icarus Verilog in [标准格式](../../flow/standard/)

### Wave Viewer
- [GTKWave](https://github.com/gtkwave/gtkwave), under [GNU General Public License v2.0](https://github.com/gtkwave/gtkwave/blob/master/LICENSE)
