### Day 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles : Labs


## Lab4 Introduction to timing .libs

- Lab4 Introduction to dot Lib part1 : Discussed Brierly about PVT, P-process V-voltage T-temerature
  <img width="1197" height="614" alt="image" src="https://github.com/user-attachments/assets/d0a73c01-2caa-40cf-a806-2b1c8b69bf0d" />

- Lab4 Introduction to dot Lib part2 : In this lab, .lib equivalent verilog models been discussed briefly.
     -- The following is the .lib model file
  <img width="972" height="666" alt="image" src="https://github.com/user-attachments/assets/ba674393-62fe-40cc-8097-ec1751bcb8fd" />
     -- The following is the verilog model
  <img width="757" height="535" alt="image" src="https://github.com/user-attachments/assets/3486ecfb-98f2-4d35-8a42-36ad86cc1cb3" />


