{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669731365737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669731365737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 19:46:05 2022 " "Processing started: Tue Nov 29 19:46:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669731365737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669731365737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669731365737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669731365989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669731365989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372230 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372230 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372232 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372234 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "Memory.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372236 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372237 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behave " "Found design unit 1: FSM-behave" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372239 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-arch " "Found design unit 1: IITB_CPU-arch" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372239 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669731372298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_T1_out IITB_CPU.vhd(90) " "Verilog HDL or VHDL warning at IITB_CPU.vhd(90): object \"S_T1_out\" assigned a value but never read" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669731372299 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_Test_M IITB_CPU.vhd(90) " "Verilog HDL or VHDL warning at IITB_CPU.vhd(90): object \"S_Test_M\" assigned a value but never read" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669731372299 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_R1 IITB_CPU.vhd(90) " "Verilog HDL or VHDL warning at IITB_CPU.vhd(90): object \"S_R1\" assigned a value but never read" {  } { { "IITB_CPU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669731372299 "|IITB_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:My_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:My_FSM\"" {  } { { "IITB_CPU.vhd" "My_FSM" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruc FSM.vhd(64) " "VHDL Process Statement warning at FSM.vhd(64): signal \"instruc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372300 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372300 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372300 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"C_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372300 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372300 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "State FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_flag FSM.vhd(229) " "VHDL Process Statement warning at FSM.vhd(229): signal \"Z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(263) " "VHDL Process Statement warning at FSM.vhd(263): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(268) " "VHDL Process Statement warning at FSM.vhd(268): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(321) " "VHDL Process Statement warning at FSM.vhd(321): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_count FSM.vhd(326) " "VHDL Process Statement warning at FSM.vhd(326): signal \"loop_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/FSM.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669731372301 "|IITB_CPU|FSM:My_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:My_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:My_Datapath\"" {  } { { "IITB_CPU.vhd" "My_Datapath" { Text "D:/github/IITB_CPU/VHDL_Implementation/IITB_CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit Datapath:My_Datapath\|Register_16bit:T1 " "Elaborating entity \"Register_16bit\" for hierarchy \"Datapath:My_Datapath\|Register_16bit:T1\"" {  } { { "Datapath.vhdl" "T1" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 Datapath:My_Datapath\|Mux16_2x1:Loop_Mux " "Elaborating entity \"Mux16_2x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_2x1:Loop_Mux\"" {  } { { "Datapath.vhdl" "Loop_Mux" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:My_Datapath\|Register_file:Reg_File " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:My_Datapath\|Register_file:Reg_File\"" {  } { { "Datapath.vhdl" "Reg_File" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_4x1 Datapath:My_Datapath\|Mux3_4x1:A1_Mux " "Elaborating entity \"Mux3_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_4x1:A1_Mux\"" {  } { { "Datapath.vhdl" "A1_Mux" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3_8x1 Datapath:My_Datapath\|Mux3_8x1:A3_Mux " "Elaborating entity \"Mux3_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux3_8x1:A3_Mux\"" {  } { { "Datapath.vhdl" "A3_Mux" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_8x1 Datapath:My_Datapath\|Mux16_8x1:D3_Mux " "Elaborating entity \"Mux16_8x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_8x1:D3_Mux\"" {  } { { "Datapath.vhdl" "D3_Mux" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 Datapath:My_Datapath\|SE7:T2_SE7 " "Elaborating entity \"SE7\" for hierarchy \"Datapath:My_Datapath\|SE7:T2_SE7\"" {  } { { "Datapath.vhdl" "T2_SE7" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 Datapath:My_Datapath\|SE10:T2_SE10 " "Elaborating entity \"SE10\" for hierarchy \"Datapath:My_Datapath\|SE10:T2_SE10\"" {  } { { "Datapath.vhdl" "T2_SE10" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter7 Datapath:My_Datapath\|Shifter7:T2_shift " "Elaborating entity \"Shifter7\" for hierarchy \"Datapath:My_Datapath\|Shifter7:T2_shift\"" {  } { { "Datapath.vhdl" "T2_shift" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:My_Datapath\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:My_Datapath\|ALU:alu1\"" {  } { { "Datapath.vhdl" "alu1" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sum ALU.vhd(40) " "Verilog HDL or VHDL warning at ALU.vhd(40): object \"sum\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/ALU.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1669731372312 "|IITB_CPU|Datapath:My_Datapath|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux " "Elaborating entity \"Mux16_4x1\" for hierarchy \"Datapath:My_Datapath\|Mux16_4x1:ALU_B_Mux\"" {  } { { "Datapath.vhdl" "ALU_B_Mux" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en Datapath:My_Datapath\|dff_en:carry_dff " "Elaborating entity \"dff_en\" for hierarchy \"Datapath:My_Datapath\|dff_en:carry_dff\"" {  } { { "Datapath.vhdl" "carry_dff" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:My_Datapath\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\"" {  } { { "Datapath.vhdl" "mem" { Text "D:/github/IITB_CPU/VHDL_Implementation/Datapath.vhdl" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1 " "Instantiated megafunction \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372412 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1669731372412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2r71 " "Found entity 1: altsyncram_2r71" {  } { { "db/altsyncram_2r71.tdf" "" { Text "D:/github/IITB_CPU/VHDL_Implementation/db/altsyncram_2r71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669731372441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669731372441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2r71 Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1\|altsyncram_2r71:auto_generated " "Elaborating entity \"altsyncram_2r71\" for hierarchy \"Datapath:My_Datapath\|Memory:mem\|altsyncram:Data\[0\]\[15\]__1\|altsyncram_2r71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669731372442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1669731373067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669731373120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 19:46:13 2022 " "Processing ended: Tue Nov 29 19:46:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669731373120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669731373120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669731373120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669731373120 ""}
