#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 23 15:03:49 2025
# Process ID: 5708
# Current directory: Y:/Code/Digital_Design_MCU/ALU_stu_18
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2360 Y:\Code\Digital_Design_MCU\ALU_stu_18\ALU_stu_18.xpr
# Log file: Y:/Code/Digital_Design_MCU/ALU_stu_18/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/ALU_stu_18\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/mem_init_files/test_vector.coe}] [get_ips test_vector_rom]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.xci]
catch { config_ip_cache -export [get_ips -all test_vector_rom] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.xci]
launch_runs -jobs 12 test_vector_rom_synth_1
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/mem_init_files/flags_and_result.coe}] [get_ips test_flags_and_result_rom]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.xci]
catch { config_ip_cache -export [get_ips -all test_flags_and_result_rom] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.xci]
launch_runs -jobs 12 test_flags_and_result_rom_synth_1
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ALU_top.v Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
