digraph "CFG for 'simple_round_ceiling' function" {
	label="CFG for 'simple_round_ceiling' function";

	Node0xbd71d0 [shape=record,label="{%1:\l  %2 = alloca x86_fp80, align 16\l  %3 = alloca i64, align 8\l  store x86_fp80 %0, x86_fp80* %2, align 16, !tbaa !612\l  call void @llvm.dbg.declare(metadata x86_fp80* %2, metadata !610, metadata\l... !DIExpression()), !dbg !616\l  %4 = bitcast i64* %3 to i8*, !dbg !617\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %4) #12, !dbg !617\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !611, metadata\l... !DIExpression()), !dbg !618\l  %5 = load x86_fp80, x86_fp80* %2, align 16, !dbg !619, !tbaa !612\l  %6 = fptosi x86_fp80 %5 to i64, !dbg !619\l  store i64 %6, i64* %3, align 8, !dbg !618, !tbaa !620\l  %7 = load i64, i64* %3, align 8, !dbg !622, !tbaa !620\l  %8 = sitofp i64 %7 to x86_fp80, !dbg !622\l  %9 = load x86_fp80, x86_fp80* %2, align 16, !dbg !624, !tbaa !612\l  %10 = fcmp olt x86_fp80 %8, %9, !dbg !625\l  br i1 %10, label %11, label %14, !dbg !626\l|{<s0>T|<s1>F}}"];
	Node0xbd71d0:s0 -> Node0xbd7250;
	Node0xbd71d0:s1 -> Node0xbd72a0;
	Node0xbd7250 [shape=record,label="{%11:\l\l  %12 = load i64, i64* %3, align 8, !dbg !627, !tbaa !620\l  %13 = add nsw i64 %12, 1, !dbg !627\l  store i64 %13, i64* %3, align 8, !dbg !627, !tbaa !620\l  br label %14, !dbg !628\l}"];
	Node0xbd7250 -> Node0xbd72a0;
	Node0xbd72a0 [shape=record,label="{%14:\l\l  %15 = load i64, i64* %3, align 8, !dbg !629, !tbaa !620\l  %16 = bitcast i64* %3 to i8*, !dbg !630\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %16) #12, !dbg !630\l  ret i64 %15, !dbg !631\l}"];
}
