{
  "module_name": "fec.h",
  "hash_id": "84c86dfcfa68472608c759f61cb4c70b886cb64bf953118ef21cb7796d35f095",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/freescale/fec.h",
  "human_readable_source": " \n \n\n \n\n \n#ifndef FEC_H\n#define\tFEC_H\n \n\n#include <linux/clocksource.h>\n#include <linux/net_tstamp.h>\n#include <linux/pm_qos.h>\n#include <linux/bpf.h>\n#include <linux/ptp_clock_kernel.h>\n#include <linux/timecounter.h>\n#include <dt-bindings/firmware/imx/rsrc.h>\n#include <linux/firmware/imx/sci.h>\n#include <net/xdp.h>\n\n#if defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) || \\\n    defined(CONFIG_M520x) || defined(CONFIG_M532x) || defined(CONFIG_ARM) || \\\n    defined(CONFIG_ARM64) || defined(CONFIG_COMPILE_TEST)\n \n#define FEC_IEVENT\t\t0x004  \n#define FEC_IMASK\t\t0x008  \n#define FEC_R_DES_ACTIVE_0\t0x010  \n#define FEC_X_DES_ACTIVE_0\t0x014  \n#define FEC_ECNTRL\t\t0x024  \n#define FEC_MII_DATA\t\t0x040  \n#define FEC_MII_SPEED\t\t0x044  \n#define FEC_MIB_CTRLSTAT\t0x064  \n#define FEC_R_CNTRL\t\t0x084  \n#define FEC_X_CNTRL\t\t0x0c4  \n#define FEC_ADDR_LOW\t\t0x0e4  \n#define FEC_ADDR_HIGH\t\t0x0e8  \n#define FEC_OPD\t\t\t0x0ec  \n#define FEC_TXIC0\t\t0x0f0  \n#define FEC_TXIC1\t\t0x0f4  \n#define FEC_TXIC2\t\t0x0f8  \n#define FEC_RXIC0\t\t0x100  \n#define FEC_RXIC1\t\t0x104  \n#define FEC_RXIC2\t\t0x108  \n#define FEC_HASH_TABLE_HIGH\t0x118  \n#define FEC_HASH_TABLE_LOW\t0x11c  \n#define FEC_GRP_HASH_TABLE_HIGH\t0x120  \n#define FEC_GRP_HASH_TABLE_LOW\t0x124  \n#define FEC_X_WMRK\t\t0x144  \n#define FEC_R_BOUND\t\t0x14c  \n#define FEC_R_FSTART\t\t0x150  \n#define FEC_R_DES_START_1\t0x160  \n#define FEC_X_DES_START_1\t0x164  \n#define FEC_R_BUFF_SIZE_1\t0x168  \n#define FEC_R_DES_START_2\t0x16c  \n#define FEC_X_DES_START_2\t0x170  \n#define FEC_R_BUFF_SIZE_2\t0x174  \n#define FEC_R_DES_START_0\t0x180  \n#define FEC_X_DES_START_0\t0x184  \n#define FEC_R_BUFF_SIZE_0\t0x188  \n#define FEC_R_FIFO_RSFL\t\t0x190  \n#define FEC_R_FIFO_RSEM\t\t0x194  \n#define FEC_R_FIFO_RAEM\t\t0x198  \n#define FEC_R_FIFO_RAFL\t\t0x19c  \n#define FEC_FTRL\t\t0x1b0  \n#define FEC_RACC\t\t0x1c4  \n#define FEC_RCMR_1\t\t0x1c8  \n#define FEC_RCMR_2\t\t0x1cc  \n#define FEC_DMA_CFG_1\t\t0x1d8  \n#define FEC_DMA_CFG_2\t\t0x1dc  \n#define FEC_R_DES_ACTIVE_1\t0x1e0  \n#define FEC_X_DES_ACTIVE_1\t0x1e4  \n#define FEC_R_DES_ACTIVE_2\t0x1e8  \n#define FEC_X_DES_ACTIVE_2\t0x1ec  \n#define FEC_QOS_SCHEME\t\t0x1f0  \n#define FEC_LPI_SLEEP\t\t0x1f4  \n#define FEC_LPI_WAKE\t\t0x1f8  \n#define FEC_MIIGSK_CFGR\t\t0x300  \n#define FEC_MIIGSK_ENR\t\t0x308  \n\n#define BM_MIIGSK_CFGR_MII\t\t0x00\n#define BM_MIIGSK_CFGR_RMII\t\t0x01\n#define BM_MIIGSK_CFGR_FRCONT_10M\t0x40\n\n#define RMON_T_DROP\t\t0x200  \n#define RMON_T_PACKETS\t\t0x204  \n#define RMON_T_BC_PKT\t\t0x208  \n#define RMON_T_MC_PKT\t\t0x20c  \n#define RMON_T_CRC_ALIGN\t0x210  \n#define RMON_T_UNDERSIZE\t0x214  \n#define RMON_T_OVERSIZE\t\t0x218  \n#define RMON_T_FRAG\t\t0x21c  \n#define RMON_T_JAB\t\t0x220  \n#define RMON_T_COL\t\t0x224  \n#define RMON_T_P64\t\t0x228  \n#define RMON_T_P65TO127\t\t0x22c  \n#define RMON_T_P128TO255\t0x230  \n#define RMON_T_P256TO511\t0x234  \n#define RMON_T_P512TO1023\t0x238  \n#define RMON_T_P1024TO2047\t0x23c  \n#define RMON_T_P_GTE2048\t0x240  \n#define RMON_T_OCTETS\t\t0x244  \n#define IEEE_T_DROP\t\t0x248  \n#define IEEE_T_FRAME_OK\t\t0x24c  \n#define IEEE_T_1COL\t\t0x250  \n#define IEEE_T_MCOL\t\t0x254  \n#define IEEE_T_DEF\t\t0x258  \n#define IEEE_T_LCOL\t\t0x25c  \n#define IEEE_T_EXCOL\t\t0x260  \n#define IEEE_T_MACERR\t\t0x264  \n#define IEEE_T_CSERR\t\t0x268  \n#define IEEE_T_SQE\t\t0x26c  \n#define IEEE_T_FDXFC\t\t0x270  \n#define IEEE_T_OCTETS_OK\t0x274  \n#define RMON_R_PACKETS\t\t0x284  \n#define RMON_R_BC_PKT\t\t0x288  \n#define RMON_R_MC_PKT\t\t0x28c  \n#define RMON_R_CRC_ALIGN\t0x290  \n#define RMON_R_UNDERSIZE\t0x294  \n#define RMON_R_OVERSIZE\t\t0x298  \n#define RMON_R_FRAG\t\t0x29c  \n#define RMON_R_JAB\t\t0x2a0  \n#define RMON_R_RESVD_O\t\t0x2a4  \n#define RMON_R_P64\t\t0x2a8  \n#define RMON_R_P65TO127\t\t0x2ac  \n#define RMON_R_P128TO255\t0x2b0  \n#define RMON_R_P256TO511\t0x2b4  \n#define RMON_R_P512TO1023\t0x2b8  \n#define RMON_R_P1024TO2047\t0x2bc  \n#define RMON_R_P_GTE2048\t0x2c0  \n#define RMON_R_OCTETS\t\t0x2c4  \n#define IEEE_R_DROP\t\t0x2c8  \n#define IEEE_R_FRAME_OK\t\t0x2cc  \n#define IEEE_R_CRC\t\t0x2d0  \n#define IEEE_R_ALIGN\t\t0x2d4  \n#define IEEE_R_MACERR\t\t0x2d8  \n#define IEEE_R_FDXFC\t\t0x2dc  \n#define IEEE_R_OCTETS_OK\t0x2e0  \n\n#else\n\n#define FEC_ECNTRL\t\t0x000  \n#define FEC_IEVENT\t\t0x004  \n#define FEC_IMASK\t\t0x008  \n#define FEC_IVEC\t\t0x00c  \n#define FEC_R_DES_ACTIVE_0\t0x010  \n#define FEC_R_DES_ACTIVE_1\tFEC_R_DES_ACTIVE_0\n#define FEC_R_DES_ACTIVE_2\tFEC_R_DES_ACTIVE_0\n#define FEC_X_DES_ACTIVE_0\t0x014  \n#define FEC_X_DES_ACTIVE_1\tFEC_X_DES_ACTIVE_0\n#define FEC_X_DES_ACTIVE_2\tFEC_X_DES_ACTIVE_0\n#define FEC_MII_DATA\t\t0x040  \n#define FEC_MII_SPEED\t\t0x044  \n#define FEC_R_BOUND\t\t0x08c  \n#define FEC_R_FSTART\t\t0x090  \n#define FEC_X_WMRK\t\t0x0a4  \n#define FEC_X_FSTART\t\t0x0ac  \n#define FEC_R_CNTRL\t\t0x104  \n#define FEC_MAX_FRM_LEN\t\t0x108  \n#define FEC_X_CNTRL\t\t0x144  \n#define FEC_ADDR_LOW\t\t0x3c0  \n#define FEC_ADDR_HIGH\t\t0x3c4  \n#define FEC_GRP_HASH_TABLE_HIGH\t0x3c8  \n#define FEC_GRP_HASH_TABLE_LOW\t0x3cc  \n#define FEC_R_DES_START_0\t0x3d0  \n#define FEC_R_DES_START_1\tFEC_R_DES_START_0\n#define FEC_R_DES_START_2\tFEC_R_DES_START_0\n#define FEC_X_DES_START_0\t0x3d4  \n#define FEC_X_DES_START_1\tFEC_X_DES_START_0\n#define FEC_X_DES_START_2\tFEC_X_DES_START_0\n#define FEC_R_BUFF_SIZE_0\t0x3d8  \n#define FEC_R_BUFF_SIZE_1\tFEC_R_BUFF_SIZE_0\n#define FEC_R_BUFF_SIZE_2\tFEC_R_BUFF_SIZE_0\n#define FEC_FIFO_RAM\t\t0x400  \n \n#define FEC_RCMR_1\t\t0xfff\n#define FEC_RCMR_2\t\t0xfff\n#define FEC_DMA_CFG_1\t\t0xfff\n#define FEC_DMA_CFG_2\t\t0xfff\n#define FEC_TXIC0\t\t0xfff\n#define FEC_TXIC1\t\t0xfff\n#define FEC_TXIC2\t\t0xfff\n#define FEC_RXIC0\t\t0xfff\n#define FEC_RXIC1\t\t0xfff\n#define FEC_RXIC2\t\t0xfff\n#define FEC_LPI_SLEEP\t\t0xfff\n#define FEC_LPI_WAKE\t\t0xfff\n#endif  \n\n\n \n#if defined(CONFIG_ARM) || defined(CONFIG_ARM64)\n#define fec32_to_cpu le32_to_cpu\n#define fec16_to_cpu le16_to_cpu\n#define cpu_to_fec32 cpu_to_le32\n#define cpu_to_fec16 cpu_to_le16\n#define __fec32 __le32\n#define __fec16 __le16\n\nstruct bufdesc {\n\t__fec16 cbd_datlen;\t \n\t__fec16 cbd_sc;\t\t \n\t__fec32 cbd_bufaddr;\t \n};\n#else\n#define fec32_to_cpu be32_to_cpu\n#define fec16_to_cpu be16_to_cpu\n#define cpu_to_fec32 cpu_to_be32\n#define cpu_to_fec16 cpu_to_be16\n#define __fec32 __be32\n#define __fec16 __be16\n\nstruct bufdesc {\n\t__fec16\tcbd_sc;\t\t \n\t__fec16\tcbd_datlen;\t \n\t__fec32\tcbd_bufaddr;\t \n};\n#endif\n\nstruct bufdesc_ex {\n\tstruct bufdesc desc;\n\t__fec32 cbd_esc;\n\t__fec32 cbd_prot;\n\t__fec32 cbd_bdu;\n\t__fec32 ts;\n\t__fec16 res0[4];\n};\n\n \n#define BD_SC_EMPTY\t((ushort)0x8000)\t \n#define BD_SC_READY\t((ushort)0x8000)\t \n#define BD_SC_WRAP\t((ushort)0x2000)\t \n#define BD_SC_INTRPT\t((ushort)0x1000)\t \n#define BD_SC_CM\t((ushort)0x0200)\t \n#define BD_SC_ID\t((ushort)0x0100)\t \n#define BD_SC_P\t\t((ushort)0x0100)\t \n#define BD_SC_BR\t((ushort)0x0020)\t \n#define BD_SC_FR\t((ushort)0x0010)\t \n#define BD_SC_PR\t((ushort)0x0008)\t \n#define BD_SC_OV\t((ushort)0x0002)\t \n#define BD_SC_CD\t((ushort)0x0001)\t \n\n \n#define BD_ENET_RX_EMPTY\t((ushort)0x8000)\n#define BD_ENET_RX_WRAP\t\t((ushort)0x2000)\n#define BD_ENET_RX_INTR\t\t((ushort)0x1000)\n#define BD_ENET_RX_LAST\t\t((ushort)0x0800)\n#define BD_ENET_RX_FIRST\t((ushort)0x0400)\n#define BD_ENET_RX_MISS\t\t((ushort)0x0100)\n#define BD_ENET_RX_LG\t\t((ushort)0x0020)\n#define BD_ENET_RX_NO\t\t((ushort)0x0010)\n#define BD_ENET_RX_SH\t\t((ushort)0x0008)\n#define BD_ENET_RX_CR\t\t((ushort)0x0004)\n#define BD_ENET_RX_OV\t\t((ushort)0x0002)\n#define BD_ENET_RX_CL\t\t((ushort)0x0001)\n#define BD_ENET_RX_STATS\t((ushort)0x013f)\t \n\n \n#define BD_ENET_RX_VLAN\t\t0x00000004\n\n \n#define BD_ENET_TX_READY\t((ushort)0x8000)\n#define BD_ENET_TX_PAD\t\t((ushort)0x4000)\n#define BD_ENET_TX_WRAP\t\t((ushort)0x2000)\n#define BD_ENET_TX_INTR\t\t((ushort)0x1000)\n#define BD_ENET_TX_LAST\t\t((ushort)0x0800)\n#define BD_ENET_TX_TC\t\t((ushort)0x0400)\n#define BD_ENET_TX_DEF\t\t((ushort)0x0200)\n#define BD_ENET_TX_HB\t\t((ushort)0x0100)\n#define BD_ENET_TX_LC\t\t((ushort)0x0080)\n#define BD_ENET_TX_RL\t\t((ushort)0x0040)\n#define BD_ENET_TX_RCMASK\t((ushort)0x003c)\n#define BD_ENET_TX_UN\t\t((ushort)0x0002)\n#define BD_ENET_TX_CSL\t\t((ushort)0x0001)\n#define BD_ENET_TX_STATS\t((ushort)0x0fff)\t \n\n \n#define BD_ENET_TX_INT\t\t0x40000000\n#define BD_ENET_TX_TS\t\t0x20000000\n#define BD_ENET_TX_PINS\t\t0x10000000\n#define BD_ENET_TX_IINS\t\t0x08000000\n\n\n \n#define FEC_IRQ_NUM\t\t3\n\n \n#define FEC_ENET_MAX_TX_QS\t3\n#define FEC_ENET_MAX_RX_QS\t3\n\n#define FEC_R_DES_START(X)\t(((X) == 1) ? FEC_R_DES_START_1 : \\\n\t\t\t\t(((X) == 2) ? \\\n\t\t\t\t\tFEC_R_DES_START_2 : FEC_R_DES_START_0))\n#define FEC_X_DES_START(X)\t(((X) == 1) ? FEC_X_DES_START_1 : \\\n\t\t\t\t(((X) == 2) ? \\\n\t\t\t\t\tFEC_X_DES_START_2 : FEC_X_DES_START_0))\n#define FEC_R_BUFF_SIZE(X)\t(((X) == 1) ? FEC_R_BUFF_SIZE_1 : \\\n\t\t\t\t(((X) == 2) ? \\\n\t\t\t\t\tFEC_R_BUFF_SIZE_2 : FEC_R_BUFF_SIZE_0))\n\n#define FEC_DMA_CFG(X)\t\t(((X) == 2) ? FEC_DMA_CFG_2 : FEC_DMA_CFG_1)\n\n#define DMA_CLASS_EN\t\t(1 << 16)\n#define FEC_RCMR(X)\t\t(((X) == 2) ? FEC_RCMR_2 : FEC_RCMR_1)\n#define IDLE_SLOPE_MASK\t\t0xffff\n#define IDLE_SLOPE_1\t\t0x200  \n#define IDLE_SLOPE_2\t\t0x200  \n#define IDLE_SLOPE(X)\t\t(((X) == 1) ?\t\t\t\t\\\n\t\t\t\t(IDLE_SLOPE_1 & IDLE_SLOPE_MASK) :\t\\\n\t\t\t\t(IDLE_SLOPE_2 & IDLE_SLOPE_MASK))\n#define RCMR_MATCHEN\t\t(0x1 << 16)\n#define RCMR_CMP_CFG(v, n)\t(((v) & 0x7) <<  (n << 2))\n#define RCMR_CMP_1\t\t(RCMR_CMP_CFG(0, 0) | RCMR_CMP_CFG(1, 1) | \\\n\t\t\t\tRCMR_CMP_CFG(2, 2) | RCMR_CMP_CFG(3, 3))\n#define RCMR_CMP_2\t\t(RCMR_CMP_CFG(4, 0) | RCMR_CMP_CFG(5, 1) | \\\n\t\t\t\tRCMR_CMP_CFG(6, 2) | RCMR_CMP_CFG(7, 3))\n#define RCMR_CMP(X)\t\t(((X) == 1) ? RCMR_CMP_1 : RCMR_CMP_2)\n#define FEC_TX_BD_FTYPE(X)\t(((X) & 0xf) << 20)\n\n \n\n#define FEC_ENET_XDP_HEADROOM\t(XDP_PACKET_HEADROOM)\n#define FEC_ENET_RX_PAGES\t256\n#define FEC_ENET_RX_FRSIZE\t(PAGE_SIZE - FEC_ENET_XDP_HEADROOM \\\n\t\t- SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))\n#define FEC_ENET_RX_FRPPG\t(PAGE_SIZE / FEC_ENET_RX_FRSIZE)\n#define RX_RING_SIZE\t\t(FEC_ENET_RX_FRPPG * FEC_ENET_RX_PAGES)\n#define FEC_ENET_TX_FRSIZE\t2048\n#define FEC_ENET_TX_FRPPG\t(PAGE_SIZE / FEC_ENET_TX_FRSIZE)\n#define TX_RING_SIZE\t\t1024\t \n#define TX_RING_MOD_MASK\t511\t \n\n#define BD_ENET_RX_INT\t\t0x00800000\n#define BD_ENET_RX_PTP\t\t((ushort)0x0400)\n#define BD_ENET_RX_ICE\t\t0x00000020\n#define BD_ENET_RX_PCR\t\t0x00000010\n#define FLAG_RX_CSUM_ENABLED\t(BD_ENET_RX_ICE | BD_ENET_RX_PCR)\n#define FLAG_RX_CSUM_ERROR\t(BD_ENET_RX_ICE | BD_ENET_RX_PCR)\n\n \n#define FEC_ENET_HBERR  ((uint)0x80000000)       \n#define FEC_ENET_BABR   ((uint)0x40000000)       \n#define FEC_ENET_BABT   ((uint)0x20000000)       \n#define FEC_ENET_GRA    ((uint)0x10000000)       \n#define FEC_ENET_TXF_0\t((uint)0x08000000)\t \n#define FEC_ENET_TXF_1\t((uint)0x00000008)\t \n#define FEC_ENET_TXF_2\t((uint)0x00000080)\t \n#define FEC_ENET_TXB    ((uint)0x04000000)       \n#define FEC_ENET_RXF_0\t((uint)0x02000000)\t \n#define FEC_ENET_RXF_1\t((uint)0x00000002)\t \n#define FEC_ENET_RXF_2\t((uint)0x00000020)\t \n#define FEC_ENET_RXB    ((uint)0x01000000)       \n#define FEC_ENET_MII    ((uint)0x00800000)       \n#define FEC_ENET_EBERR  ((uint)0x00400000)       \n#define FEC_ENET_WAKEUP\t((uint)0x00020000)\t \n#define FEC_ENET_TXF\t(FEC_ENET_TXF_0 | FEC_ENET_TXF_1 | FEC_ENET_TXF_2)\n#define FEC_ENET_RXF\t(FEC_ENET_RXF_0 | FEC_ENET_RXF_1 | FEC_ENET_RXF_2)\n#define FEC_ENET_RXF_GET(X)\t(((X) == 0) ? FEC_ENET_RXF_0 :\t\\\n\t\t\t\t(((X) == 1) ? FEC_ENET_RXF_1 :\t\\\n\t\t\t\tFEC_ENET_RXF_2))\n#define FEC_ENET_TS_AVAIL       ((uint)0x00010000)\n#define FEC_ENET_TS_TIMER       ((uint)0x00008000)\n\n#define FEC_DEFAULT_IMASK (FEC_ENET_TXF | FEC_ENET_RXF)\n#define FEC_RX_DISABLED_IMASK (FEC_DEFAULT_IMASK & (~FEC_ENET_RXF))\n\n#define FEC_ENET_TXC_DLY\t((uint)0x00010000)\n#define FEC_ENET_RXC_DLY\t((uint)0x00020000)\n\n \n#define FEC_ITR_CLK_SEL\t\t(0x1 << 30)\n#define FEC_ITR_EN\t\t(0x1 << 31)\n#define FEC_ITR_ICFT(X)\t\t(((X) & 0xff) << 20)\n#define FEC_ITR_ICTT(X)\t\t((X) & 0xffff)\n#define FEC_ITR_ICFT_DEFAULT\t200   \n#define FEC_ITR_ICTT_DEFAULT\t1000  \n\n#define FEC_VLAN_TAG_LEN\t0x04\n#define FEC_ETHTYPE_LEN\t\t0x02\n\n \n#define FEC_QUIRK_ENET_MAC\t\t(1 << 0)\n \n#define FEC_QUIRK_SWAP_FRAME\t\t(1 << 1)\n \n#define FEC_QUIRK_USE_GASKET\t\t(1 << 2)\n \n#define FEC_QUIRK_HAS_GBIT\t\t(1 << 3)\n \n#define FEC_QUIRK_HAS_BUFDESC_EX\t(1 << 4)\n \n#define FEC_QUIRK_HAS_CSUM\t\t(1 << 5)\n \n#define FEC_QUIRK_HAS_VLAN\t\t(1 << 6)\n \n#define FEC_QUIRK_ERR006358\t\t(1 << 7)\n \n#define FEC_QUIRK_HAS_AVB\t\t(1 << 8)\n \n#define FEC_QUIRK_ERR007885\t\t(1 << 9)\n \n#define FEC_QUIRK_BUG_CAPTURE\t\t(1 << 10)\n \n#define FEC_QUIRK_SINGLE_MDIO\t\t(1 << 11)\n \n#define FEC_QUIRK_HAS_RACC\t\t(1 << 12)\n \n#define FEC_QUIRK_HAS_COALESCE\t\t(1 << 13)\n \n#define FEC_QUIRK_ERR006687\t\t(1 << 14)\n \n#define FEC_QUIRK_MIB_CLEAR\t\t(1 << 15)\n \n#define FEC_QUIRK_HAS_FRREG\t\t(1 << 16)\n\n \n#define FEC_QUIRK_CLEAR_SETUP_MII\t(1 << 17)\n\n \n#define FEC_QUIRK_NO_HARD_RESET\t\t(1 << 18)\n\n \n#define FEC_QUIRK_HAS_MULTI_QUEUES\t(1 << 19)\n\n \n#define FEC_QUIRK_HAS_EEE\t\t(1 << 20)\n\n \n#define FEC_QUIRK_DELAYED_CLKS_SUPPORT\t(1 << 21)\n\n \n#define FEC_QUIRK_WAKEUP_FROM_INT2\t(1 << 22)\n\n \n#define FEC_QUIRK_HAS_PMQOS\t\t\tBIT(23)\n\n \n#define FEC_QUIRK_HAS_MDIO_C45\t\tBIT(24)\n\nstruct bufdesc_prop {\n\tint qid;\n\t \n\tstruct bufdesc\t*base;\n\tstruct bufdesc\t*last;\n\tstruct bufdesc\t*cur;\n\tvoid __iomem\t*reg_desc_active;\n\tdma_addr_t\tdma;\n\tunsigned short ring_size;\n\tunsigned char dsize;\n\tunsigned char dsize_log2;\n};\n\nstruct fec_enet_priv_txrx_info {\n\tint\toffset;\n\tstruct\tpage *page;\n\tstruct  sk_buff *skb;\n};\n\nenum {\n\tRX_XDP_REDIRECT = 0,\n\tRX_XDP_PASS,\n\tRX_XDP_DROP,\n\tRX_XDP_TX,\n\tRX_XDP_TX_ERRORS,\n\tTX_XDP_XMIT,\n\tTX_XDP_XMIT_ERRORS,\n\n\t \n\tXDP_STATS_TOTAL,\n};\n\nenum fec_txbuf_type {\n\tFEC_TXBUF_T_SKB,\n\tFEC_TXBUF_T_XDP_NDO,\n\tFEC_TXBUF_T_XDP_TX,\n};\n\nstruct fec_tx_buffer {\n\tvoid *buf_p;\n\tenum fec_txbuf_type type;\n};\n\nstruct fec_enet_priv_tx_q {\n\tstruct bufdesc_prop bd;\n\tunsigned char *tx_bounce[TX_RING_SIZE];\n\tstruct fec_tx_buffer tx_buf[TX_RING_SIZE];\n\n\tunsigned short tx_stop_threshold;\n\tunsigned short tx_wake_threshold;\n\n\tstruct bufdesc\t*dirty_tx;\n\tchar *tso_hdrs;\n\tdma_addr_t tso_hdrs_dma;\n};\n\nstruct fec_enet_priv_rx_q {\n\tstruct bufdesc_prop bd;\n\tstruct  fec_enet_priv_txrx_info rx_skb_info[RX_RING_SIZE];\n\n\t \n\tstruct page_pool *page_pool;\n\tstruct xdp_rxq_info xdp_rxq;\n\tu32 stats[XDP_STATS_TOTAL];\n\n\t \n\tu8 id;\n};\n\nstruct fec_stop_mode_gpr {\n\tstruct regmap *gpr;\n\tu8 reg;\n\tu8 bit;\n};\n\n \nstruct fec_enet_private {\n\t \n\tvoid __iomem *hwp;\n\n\tstruct net_device *netdev;\n\n\tstruct clk *clk_ipg;\n\tstruct clk *clk_ahb;\n\tstruct clk *clk_ref;\n\tstruct clk *clk_enet_out;\n\tstruct clk *clk_ptp;\n\tstruct clk *clk_2x_txclk;\n\n\tbool ptp_clk_on;\n\tstruct mutex ptp_clk_mutex;\n\tunsigned int num_tx_queues;\n\tunsigned int num_rx_queues;\n\n\t \n\tstruct fec_enet_priv_tx_q *tx_queue[FEC_ENET_MAX_TX_QS];\n\tstruct fec_enet_priv_rx_q *rx_queue[FEC_ENET_MAX_RX_QS];\n\n\tunsigned int total_tx_ring_size;\n\tunsigned int total_rx_ring_size;\n\n\tstruct\tplatform_device *pdev;\n\n\tint\tdev_id;\n\n\t \n\tstruct\tmii_bus *mii_bus;\n\tuint\tphy_speed;\n\tphy_interface_t\tphy_interface;\n\tstruct device_node *phy_node;\n\tbool\trgmii_txc_dly;\n\tbool\trgmii_rxc_dly;\n\tbool\trpm_active;\n\tint\tlink;\n\tint\tfull_duplex;\n\tint\tspeed;\n\tint\tirq[FEC_IRQ_NUM];\n\tbool\tbufdesc_ex;\n\tint\tpause_flag;\n\tint\twol_flag;\n\tint\twake_irq;\n\tu32\tquirks;\n\n\tstruct\tnapi_struct napi;\n\tint\tcsum_flags;\n\n\tstruct work_struct tx_timeout_work;\n\n\tstruct ptp_clock *ptp_clock;\n\tstruct ptp_clock_info ptp_caps;\n\tspinlock_t tmreg_lock;\n\tstruct cyclecounter cc;\n\tstruct timecounter tc;\n\tu32 cycle_speed;\n\tint hwts_rx_en;\n\tint hwts_tx_en;\n\tstruct delayed_work time_keep;\n\tstruct regulator *reg_phy;\n\tstruct fec_stop_mode_gpr stop_gpr;\n\tstruct pm_qos_request pm_qos_req;\n\n\tunsigned int tx_align;\n\tunsigned int rx_align;\n\n\t \n\tunsigned int rx_pkts_itr;\n\tunsigned int rx_time_itr;\n\tunsigned int tx_pkts_itr;\n\tunsigned int tx_time_itr;\n\tunsigned int itr_clk_rate;\n\n\t \n\tstruct ethtool_eee eee;\n\tunsigned int clk_ref_rate;\n\n\t \n\tunsigned int ptp_inc;\n\n\t \n\tint pps_channel;\n\tunsigned int reload_period;\n\tint pps_enable;\n\tunsigned int next_counter;\n\tstruct hrtimer perout_timer;\n\tu64 perout_stime;\n\n\tstruct imx_sc_ipc *ipc_handle;\n\n\t \n\tstruct bpf_prog *xdp_prog;\n\n\tu64 ethtool_stats[];\n};\n\nvoid fec_ptp_init(struct platform_device *pdev, int irq_idx);\nvoid fec_ptp_stop(struct platform_device *pdev);\nvoid fec_ptp_start_cyclecounter(struct net_device *ndev);\nint fec_ptp_set(struct net_device *ndev, struct kernel_hwtstamp_config *config,\n\t\tstruct netlink_ext_ack *extack);\nvoid fec_ptp_get(struct net_device *ndev, struct kernel_hwtstamp_config *config);\n\n \n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}