Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture test of entity xil_defaultlib.add_sub_tb
Built simulation snapshot add_sub_tb_behav
