Amarasinghe, S. P., Anderson, J. M., Lam, M. S., and Tseng, C. W. 1995. The SUIF compiler for scalable parallel machines. In Proceedings of the SIAM Conference on Parallel Processing for Scientific Computing.
Jennifer-Ann Monique Anderson , Monica S. Lam, Automatic computation and data decomposition for multiprocessors, Stanford University, Stanford, CA, 1997
Preston Briggs, Register allocation via graph coloring, Rice University, Houston, TX, 1992
Chan, T. F. 1987. Rank revealing QR factorizations. Linear Algebra and its Applications 88/89, 67--82.
Chen, L.-G., Chen, W.-T., Jehng, Y.-S., and Church, C.-T. 1991. An efficient parallel motion estimation algorithm for digital image processing. IEEE Trans. Circ. Syst. Video Tech 1, 4 (Dec.), 378--385.
Collin, M., Haukilahti, R., Nikitovic, M., and Adomat, J. 2001. SoCrates---A multiprocessor SoC in 40 days. In Proceedings of DATE'01 Conference (Munich, Germany). Mar.
V. Delaluz , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Energy-oriented compiler optimizations for partitioned memory architectures, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.138-147, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354900]
V. Delaluz , M. Kandemir , N. Vijaykrishnan , A. Sivasubramaniam , M. J. Irwin, DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.159, January 20-24, 2001
Dubois, F. and Rapetti, F. 2000. Du tourbillon au champ de vitesse. In Proceedings of the Workshop at the Conservatoire des Arts et Metiers de Paris, on the subject ?Modâ€˜eles fluides et representation en toubillons?,. Vol. 1. (Mexico), 127--153.
Xiaobo Fan , Carla Ellis , Alvin Lebeck, Memory controller policies for DRAM power management, Proceedings of the 2001 international symposium on Low power electronics and design, p.129-134, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383118]
Fan, X., Ellis, C. S., and Lebeck, A. R. 2002. Modeling of DRAM power control policies using deterministic and stochastic petri nets. In Proceedings of the Workshop on Power-Aware Computer Systems. Springer-Verlag, New York.
Mahmut T. Kandemir , Ibrahim Kolcu , Ismail Kadayif, Influence of Loop Optimizations on Energy Consumption of Multi-bank Memory Systems, Proceedings of the 11th International Conference on Compiler Construction, p.276-292, April 08-12, 2002
Venkata Krishnan , Josep Torrellas, A Chip-Multiprocessor Architecture with Speculative Multithreading, IEEE Transactions on Computers, v.48 n.9, p.866-880, September 1999[doi>10.1109/12.795218]
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379007]
Leung, S. T. and Zahorjan, J. 1995. Optimizing data locality by array restructuring. Tech. Rep. TR 95-09-01, Department of Computer Science and Engineering, University of Washington, Seattle, WA (Sept.).
Wei Li, Compiling for numa parallel machines, Cornell University, Ithaca, NY, 1993
MAJC. MAJC-5200. http://www.sun.com/microelectronics/MAJC/5200wp.html.
Basem A. Nayfeh , Lance Hammond , Kunle Olukotun, Evaluation of design alternatives for a multiprocessor microprocessor, Proceedings of the 23rd annual international symposium on Computer architecture, p.67-77, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232982]
M. F. P. O'Boyle , P. M. W. Knijnenburg, Integrating Loop and Data Transformations for Global Optimisation, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.12, October 12-18, 1998
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]
polymath. Polymath. http://www.polymath-software.com/.
rdram May 1999. 128/144-MBit Direct RDRAM Data Sheet, Rambus Inc.
Red-Black. Red-Black SOR with Bleeps. http://cauchy.math.colostate.edu/codes/rbsor.html.
Simics. Simics. http://www.simics.com/.
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
