Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_4/lab6_1_4.srcs/sim_1/new/left_shift_register_parallel_in_tb.v" Line 82
