Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 16:45:07 2024
| Host         : Pavilion-Antik running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file risc_timing_summary_routed.rpt -pb risc_timing_summary_routed.pb -rpx risc_timing_summary_routed.rpx -warn_on_violation
| Design       : risc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-16  Warning   Large setup violation          538         
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -83.735   -24116.047                    538                 1280        0.152        0.000                      0                 1280        4.500        0.000                       0                   656  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -83.735   -24116.047                    538                 1280        0.152        0.000                      0                 1280        4.500        0.000                       0                   656  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          538  Failing Endpoints,  Worst Slack      -83.735ns,  Total Violation   -24116.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -83.735ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.600ns  (logic 59.499ns (63.567%)  route 34.101ns (36.433%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          1.099    99.020    RB/D[0]
    SLICE_X13Y44         FDRE                                         r  RB/reg_arr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.692    15.114    RB/CLK
    SLICE_X13Y44         FDRE                                         r  RB/reg_arr_reg[1][0]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.061    15.285    RB/reg_arr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -99.021    
  -------------------------------------------------------------------
                         slack                                -83.735    

Slack (VIOLATED) :        -83.605ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.463ns  (logic 59.499ns (63.660%)  route 33.964ns (36.340%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.962    98.884    RB/D[0]
    SLICE_X13Y43         FDRE                                         r  RB/reg_arr_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.692    15.114    RB/CLK
    SLICE_X13Y43         FDRE                                         r  RB/reg_arr_reg[6][0]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.067    15.279    RB/reg_arr_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -98.884    
  -------------------------------------------------------------------
                         slack                                -83.605    

Slack (VIOLATED) :        -83.584ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.458ns  (logic 59.499ns (63.664%)  route 33.959ns (36.336%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.957    98.878    RB/D[0]
    SLICE_X23Y48         FDRE                                         r  RB/reg_arr_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.690    15.112    RB/CLK
    SLICE_X23Y48         FDRE                                         r  RB/reg_arr_reg[7][0]/C
                         clock pessimism              0.284    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)       -0.067    15.294    RB/reg_arr_reg[7][0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -98.878    
  -------------------------------------------------------------------
                         slack                                -83.584    

Slack (VIOLATED) :        -83.579ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.475ns  (logic 59.499ns (63.652%)  route 33.976ns (36.348%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.974    98.896    RB/D[0]
    SLICE_X22Y46         FDRE                                         r  RB/reg_arr_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.689    15.111    RB/CLK
    SLICE_X22Y46         FDRE                                         r  RB/reg_arr_reg[14][0]/C
                         clock pessimism              0.284    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)       -0.043    15.317    RB/reg_arr_reg[14][0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -98.896    
  -------------------------------------------------------------------
                         slack                                -83.579    

Slack (VIOLATED) :        -83.545ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.446ns  (logic 59.499ns (63.672%)  route 33.947ns (36.328%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.944    98.866    RB/D[0]
    SLICE_X22Y48         FDRE                                         r  RB/reg_arr_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.690    15.112    RB/CLK
    SLICE_X22Y48         FDRE                                         r  RB/reg_arr_reg[9][0]/C
                         clock pessimism              0.284    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.040    15.321    RB/reg_arr_reg[9][0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -98.866    
  -------------------------------------------------------------------
                         slack                                -83.545    

Slack (VIOLATED) :        -83.533ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.416ns  (logic 59.499ns (63.692%)  route 33.917ns (36.308%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.915    98.837    RB/D[0]
    SLICE_X21Y49         FDRE                                         r  RB/reg_arr_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.690    15.112    RB/CLK
    SLICE_X21Y49         FDRE                                         r  RB/reg_arr_reg[10][0]/C
                         clock pessimism              0.284    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.058    15.303    RB/reg_arr_reg[10][0]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -98.837    
  -------------------------------------------------------------------
                         slack                                -83.533    

Slack (VIOLATED) :        -83.488ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.091ns  (logic 59.499ns (63.915%)  route 33.592ns (36.085%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.590    98.511    RB/D[0]
    SLICE_X15Y54         FDRE                                         r  RB/reg_arr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.524    14.947    RB/CLK
    SLICE_X15Y54         FDRE                                         r  RB/reg_arr_reg[2][0]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.075    15.023    RB/reg_arr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -98.512    
  -------------------------------------------------------------------
                         slack                                -83.488    

Slack (VIOLATED) :        -83.479ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.334ns  (logic 59.499ns (63.748%)  route 33.835ns (36.252%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.833    98.755    RB/D[0]
    SLICE_X16Y45         FDRE                                         r  RB/reg_arr_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.689    15.111    RB/CLK
    SLICE_X16Y45         FDRE                                         r  RB/reg_arr_reg[11][0]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.067    15.276    RB/reg_arr_reg[11][0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -98.755    
  -------------------------------------------------------------------
                         slack                                -83.479    

Slack (VIOLATED) :        -83.470ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.343ns  (logic 59.499ns (63.742%)  route 33.844ns (36.258%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.842    98.764    RB/D[0]
    SLICE_X21Y47         FDRE                                         r  RB/reg_arr_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.690    15.112    RB/CLK
    SLICE_X21Y47         FDRE                                         r  RB/reg_arr_reg[15][0]/C
                         clock pessimism              0.284    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)       -0.067    15.294    RB/reg_arr_reg[15][0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -98.764    
  -------------------------------------------------------------------
                         slack                                -83.470    

Slack (VIOLATED) :        -83.431ns  (required time - arrival time)
  Source:                 ID/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RB/reg_arr_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        93.287ns  (logic 59.499ns (63.780%)  route 33.788ns (36.220%))
  Logic Levels:           319  (CARRY4=285 LUT3=26 LUT5=5 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    ID/CLK
    SLICE_X21Y43         FDRE                                         r  ID/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  ID/reg2_reg[1]/Q
                         net (fo=128, routed)         1.565     7.442    RB/out0[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.566 f  RB/out0_i_138/O
                         net (fo=1, routed)           0.000     7.566    RB/out0_i_138_n_0
    SLICE_X22Y31         MUXF7 (Prop_muxf7_I1_O)      0.245     7.811 f  RB/out0_i_66/O
                         net (fo=4, routed)           0.827     8.638    RB/out0_i_66_n_0
    SLICE_X23Y32         LUT5 (Prop_lut5_I2_O)        0.298     8.936 r  RB/reg_arr[12][31]_i_93/O
                         net (fo=1, routed)           0.000     8.936    ALU/S[2]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.334 r  ALU/reg_arr_reg[12][31]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.334    ALU/reg_arr_reg[12][31]_i_80_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  ALU/reg_arr_reg[12][31]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.448    ALU/reg_arr_reg[12][31]_i_71_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  ALU/reg_arr_reg[12][31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.562    ALU/reg_arr_reg[12][31]_i_62_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  ALU/reg_arr_reg[12][31]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.676    ALU/reg_arr_reg[12][31]_i_53_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  ALU/reg_arr_reg[12][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.790    ALU/reg_arr_reg[12][31]_i_44_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  ALU/reg_arr_reg[12][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.904    ALU/reg_arr_reg[12][31]_i_35_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.018 r  ALU/reg_arr_reg[12][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.018    ALU/reg_arr_reg[12][31]_i_26_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.132 r  ALU/reg_arr_reg[12][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.132    ALU/reg_arr_reg[12][31]_i_21_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.403 r  ALU/reg_arr_reg[12][31]_i_14/CO[0]
                         net (fo=36, routed)          1.143    11.546    ALU/data18[31]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.373    11.919 r  ALU/reg_arr[12][30]_i_55/O
                         net (fo=1, routed)           0.000    11.919    ALU/reg_arr[12][30]_i_55_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.469 r  ALU/reg_arr_reg[12][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.469    ALU/reg_arr_reg[12][30]_i_48_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.583 r  ALU/reg_arr_reg[12][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.583    ALU/reg_arr_reg[12][30]_i_43_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  ALU/reg_arr_reg[12][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.697    ALU/reg_arr_reg[12][30]_i_38_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  ALU/reg_arr_reg[12][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.811    ALU/reg_arr_reg[12][30]_i_33_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  ALU/reg_arr_reg[12][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.925    ALU/reg_arr_reg[12][30]_i_28_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.039 r  ALU/reg_arr_reg[12][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.039    ALU/reg_arr_reg[12][30]_i_23_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.153 r  ALU/reg_arr_reg[12][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.153    ALU/reg_arr_reg[12][30]_i_18_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.267 r  ALU/reg_arr_reg[12][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.267    ALU/reg_arr_reg[12][30]_i_15_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.424 r  ALU/reg_arr_reg[12][30]_i_8/CO[1]
                         net (fo=36, routed)          1.037    14.461    ALU/data18[30]
    SLICE_X21Y32         LUT3 (Prop_lut3_I0_O)        0.329    14.790 r  ALU/reg_arr[12][29]_i_55/O
                         net (fo=1, routed)           0.000    14.790    ALU/reg_arr[12][29]_i_55_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.340 r  ALU/reg_arr_reg[12][29]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.340    ALU/reg_arr_reg[12][29]_i_48_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  ALU/reg_arr_reg[12][29]_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.454    ALU/reg_arr_reg[12][29]_i_43_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  ALU/reg_arr_reg[12][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    15.568    ALU/reg_arr_reg[12][29]_i_38_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  ALU/reg_arr_reg[12][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.682    ALU/reg_arr_reg[12][29]_i_33_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  ALU/reg_arr_reg[12][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    15.796    ALU/reg_arr_reg[12][29]_i_28_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  ALU/reg_arr_reg[12][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.910    ALU/reg_arr_reg[12][29]_i_23_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  ALU/reg_arr_reg[12][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.024    ALU/reg_arr_reg[12][29]_i_18_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.138 r  ALU/reg_arr_reg[12][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.138    ALU/reg_arr_reg[12][29]_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.295 r  ALU/reg_arr_reg[12][29]_i_10/CO[1]
                         net (fo=36, routed)          1.004    17.299    ALU/data18[29]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.329    17.628 r  ALU/reg_arr[12][28]_i_55/O
                         net (fo=1, routed)           0.000    17.628    ALU/reg_arr[12][28]_i_55_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.178 r  ALU/reg_arr_reg[12][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.178    ALU/reg_arr_reg[12][28]_i_48_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.292 r  ALU/reg_arr_reg[12][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.292    ALU/reg_arr_reg[12][28]_i_43_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.406 r  ALU/reg_arr_reg[12][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.406    ALU/reg_arr_reg[12][28]_i_38_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.520 r  ALU/reg_arr_reg[12][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.520    ALU/reg_arr_reg[12][28]_i_33_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.634 r  ALU/reg_arr_reg[12][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    18.634    ALU/reg_arr_reg[12][28]_i_28_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.748 r  ALU/reg_arr_reg[12][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.748    ALU/reg_arr_reg[12][28]_i_23_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.862 r  ALU/reg_arr_reg[12][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.862    ALU/reg_arr_reg[12][28]_i_18_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  ALU/reg_arr_reg[12][28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.976    ALU/reg_arr_reg[12][28]_i_15_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.133 r  ALU/reg_arr_reg[12][28]_i_10/CO[1]
                         net (fo=36, routed)          1.108    20.240    ALU/data18[28]
    SLICE_X19Y31         LUT3 (Prop_lut3_I0_O)        0.329    20.569 r  ALU/reg_arr[12][27]_i_60/O
                         net (fo=1, routed)           0.000    20.569    ALU/reg_arr[12][27]_i_60_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.119 r  ALU/reg_arr_reg[12][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.119    ALU/reg_arr_reg[12][27]_i_53_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.233 r  ALU/reg_arr_reg[12][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    21.233    ALU/reg_arr_reg[12][27]_i_48_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.347 r  ALU/reg_arr_reg[12][27]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.347    ALU/reg_arr_reg[12][27]_i_43_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.461 r  ALU/reg_arr_reg[12][27]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.461    ALU/reg_arr_reg[12][27]_i_38_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.575 r  ALU/reg_arr_reg[12][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.575    ALU/reg_arr_reg[12][27]_i_33_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  ALU/reg_arr_reg[12][27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.689    ALU/reg_arr_reg[12][27]_i_28_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  ALU/reg_arr_reg[12][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.803    ALU/reg_arr_reg[12][27]_i_23_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  ALU/reg_arr_reg[12][27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.917    ALU/reg_arr_reg[12][27]_i_16_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  ALU/reg_arr_reg[12][27]_i_10/CO[1]
                         net (fo=36, routed)          0.916    22.990    ALU/data18[27]
    SLICE_X18Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.319 r  ALU/reg_arr[12][26]_i_55/O
                         net (fo=1, routed)           0.000    23.319    ALU/reg_arr[12][26]_i_55_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.869 r  ALU/reg_arr_reg[12][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.869    ALU/reg_arr_reg[12][26]_i_48_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.983 r  ALU/reg_arr_reg[12][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.983    ALU/reg_arr_reg[12][26]_i_43_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.097 r  ALU/reg_arr_reg[12][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.097    ALU/reg_arr_reg[12][26]_i_38_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.211 r  ALU/reg_arr_reg[12][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    24.211    ALU/reg_arr_reg[12][26]_i_33_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.325 r  ALU/reg_arr_reg[12][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    24.325    ALU/reg_arr_reg[12][26]_i_28_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.439 r  ALU/reg_arr_reg[12][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.439    ALU/reg_arr_reg[12][26]_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.553 r  ALU/reg_arr_reg[12][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.553    ALU/reg_arr_reg[12][26]_i_18_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.667 r  ALU/reg_arr_reg[12][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.667    ALU/reg_arr_reg[12][26]_i_15_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.824 r  ALU/reg_arr_reg[12][26]_i_10/CO[1]
                         net (fo=36, routed)          0.968    25.793    ALU/data18[26]
    SLICE_X16Y37         LUT5 (Prop_lut5_I3_O)        0.329    26.122 r  ALU/reg_arr[12][25]_i_52/O
                         net (fo=1, routed)           0.000    26.122    ALU/reg_arr[12][25]_i_52_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.654 r  ALU/reg_arr_reg[12][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    26.654    ALU/reg_arr_reg[12][25]_i_43_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.768 r  ALU/reg_arr_reg[12][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    26.768    ALU/reg_arr_reg[12][25]_i_38_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.882 r  ALU/reg_arr_reg[12][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.882    ALU/reg_arr_reg[12][25]_i_33_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.996 r  ALU/reg_arr_reg[12][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.996    ALU/reg_arr_reg[12][25]_i_28_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.110 r  ALU/reg_arr_reg[12][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    27.110    ALU/reg_arr_reg[12][25]_i_23_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.224 r  ALU/reg_arr_reg[12][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.224    ALU/reg_arr_reg[12][25]_i_18_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.338 r  ALU/reg_arr_reg[12][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.338    ALU/reg_arr_reg[12][25]_i_15_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.495 r  ALU/reg_arr_reg[12][25]_i_10/CO[1]
                         net (fo=36, routed)          0.774    28.269    ALU/data18[25]
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.329    28.598 r  ALU/reg_arr[12][24]_i_55/O
                         net (fo=1, routed)           0.000    28.598    ALU/reg_arr[12][24]_i_55_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.148 r  ALU/reg_arr_reg[12][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.148    ALU/reg_arr_reg[12][24]_i_48_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.262 r  ALU/reg_arr_reg[12][24]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.262    ALU/reg_arr_reg[12][24]_i_43_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.376 r  ALU/reg_arr_reg[12][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    29.376    ALU/reg_arr_reg[12][24]_i_38_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.490 r  ALU/reg_arr_reg[12][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    29.490    ALU/reg_arr_reg[12][24]_i_33_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.604 r  ALU/reg_arr_reg[12][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    29.604    ALU/reg_arr_reg[12][24]_i_28_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.718 r  ALU/reg_arr_reg[12][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.718    ALU/reg_arr_reg[12][24]_i_23_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.832 r  ALU/reg_arr_reg[12][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.832    ALU/reg_arr_reg[12][24]_i_18_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.946 r  ALU/reg_arr_reg[12][24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.946    ALU/reg_arr_reg[12][24]_i_15_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.103 r  ALU/reg_arr_reg[12][24]_i_10/CO[1]
                         net (fo=36, routed)          0.903    31.006    ALU/data18[24]
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329    31.335 r  ALU/reg_arr[12][23]_i_60/O
                         net (fo=1, routed)           0.000    31.335    ALU/reg_arr[12][23]_i_60_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.885 r  ALU/reg_arr_reg[12][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.885    ALU/reg_arr_reg[12][23]_i_53_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.999 r  ALU/reg_arr_reg[12][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.999    ALU/reg_arr_reg[12][23]_i_48_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.113 r  ALU/reg_arr_reg[12][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.113    ALU/reg_arr_reg[12][23]_i_43_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.227 r  ALU/reg_arr_reg[12][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    32.227    ALU/reg_arr_reg[12][23]_i_38_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.341 r  ALU/reg_arr_reg[12][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    32.341    ALU/reg_arr_reg[12][23]_i_33_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.455 r  ALU/reg_arr_reg[12][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.455    ALU/reg_arr_reg[12][23]_i_28_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.569 r  ALU/reg_arr_reg[12][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    32.569    ALU/reg_arr_reg[12][23]_i_23_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.683 r  ALU/reg_arr_reg[12][23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    32.683    ALU/reg_arr_reg[12][23]_i_16_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.840 r  ALU/reg_arr_reg[12][23]_i_10/CO[1]
                         net (fo=36, routed)          0.880    33.720    ALU/data18[23]
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.329    34.049 r  ALU/reg_arr[12][22]_i_55/O
                         net (fo=1, routed)           0.000    34.049    ALU/reg_arr[12][22]_i_55_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.599 r  ALU/reg_arr_reg[12][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.599    ALU/reg_arr_reg[12][22]_i_48_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.713 r  ALU/reg_arr_reg[12][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    34.713    ALU/reg_arr_reg[12][22]_i_43_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.827 r  ALU/reg_arr_reg[12][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.827    ALU/reg_arr_reg[12][22]_i_38_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.941 r  ALU/reg_arr_reg[12][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.941    ALU/reg_arr_reg[12][22]_i_33_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.055 r  ALU/reg_arr_reg[12][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    35.055    ALU/reg_arr_reg[12][22]_i_28_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.169 r  ALU/reg_arr_reg[12][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.169    ALU/reg_arr_reg[12][22]_i_23_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.283 r  ALU/reg_arr_reg[12][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    35.283    ALU/reg_arr_reg[12][22]_i_18_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.397 r  ALU/reg_arr_reg[12][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.397    ALU/reg_arr_reg[12][22]_i_15_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.554 r  ALU/reg_arr_reg[12][22]_i_10/CO[1]
                         net (fo=36, routed)          0.923    36.477    ALU/data18[22]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  ALU/reg_arr[12][21]_i_55/O
                         net (fo=1, routed)           0.000    36.806    ALU/reg_arr[12][21]_i_55_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.356 r  ALU/reg_arr_reg[12][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.356    ALU/reg_arr_reg[12][21]_i_48_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.470 r  ALU/reg_arr_reg[12][21]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.470    ALU/reg_arr_reg[12][21]_i_43_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.584 r  ALU/reg_arr_reg[12][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.584    ALU/reg_arr_reg[12][21]_i_38_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.698 r  ALU/reg_arr_reg[12][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.698    ALU/reg_arr_reg[12][21]_i_33_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.812 r  ALU/reg_arr_reg[12][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.812    ALU/reg_arr_reg[12][21]_i_28_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.926 r  ALU/reg_arr_reg[12][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.926    ALU/reg_arr_reg[12][21]_i_23_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.040 r  ALU/reg_arr_reg[12][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.040    ALU/reg_arr_reg[12][21]_i_18_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.154 r  ALU/reg_arr_reg[12][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.154    ALU/reg_arr_reg[12][21]_i_15_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.311 r  ALU/reg_arr_reg[12][21]_i_10/CO[1]
                         net (fo=36, routed)          0.776    39.088    ALU/data18[21]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.329    39.417 r  ALU/reg_arr[12][20]_i_55/O
                         net (fo=1, routed)           0.000    39.417    ALU/reg_arr[12][20]_i_55_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.967 r  ALU/reg_arr_reg[12][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.967    ALU/reg_arr_reg[12][20]_i_48_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.081 r  ALU/reg_arr_reg[12][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.081    ALU/reg_arr_reg[12][20]_i_43_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.195 r  ALU/reg_arr_reg[12][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.195    ALU/reg_arr_reg[12][20]_i_38_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.309 r  ALU/reg_arr_reg[12][20]_i_33/CO[3]
                         net (fo=1, routed)           0.001    40.309    ALU/reg_arr_reg[12][20]_i_33_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.423 r  ALU/reg_arr_reg[12][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.423    ALU/reg_arr_reg[12][20]_i_28_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.537 r  ALU/reg_arr_reg[12][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.537    ALU/reg_arr_reg[12][20]_i_23_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.651 r  ALU/reg_arr_reg[12][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.651    ALU/reg_arr_reg[12][20]_i_18_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.765 r  ALU/reg_arr_reg[12][20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.765    ALU/reg_arr_reg[12][20]_i_15_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.922 r  ALU/reg_arr_reg[12][20]_i_10/CO[1]
                         net (fo=36, routed)          0.920    41.843    ALU/data18[20]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.329    42.172 r  ALU/reg_arr[12][19]_i_55/O
                         net (fo=1, routed)           0.000    42.172    ALU/reg_arr[12][19]_i_55_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.722 r  ALU/reg_arr_reg[12][19]_i_47/CO[3]
                         net (fo=1, routed)           0.001    42.722    ALU/reg_arr_reg[12][19]_i_47_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  ALU/reg_arr_reg[12][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    42.836    ALU/reg_arr_reg[12][19]_i_42_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  ALU/reg_arr_reg[12][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.950    ALU/reg_arr_reg[12][19]_i_37_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  ALU/reg_arr_reg[12][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.064    ALU/reg_arr_reg[12][19]_i_32_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  ALU/reg_arr_reg[12][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.178    ALU/reg_arr_reg[12][19]_i_27_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  ALU/reg_arr_reg[12][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.292    ALU/reg_arr_reg[12][19]_i_22_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  ALU/reg_arr_reg[12][19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.406    ALU/reg_arr_reg[12][19]_i_16_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  ALU/reg_arr_reg[12][19]_i_10/CO[1]
                         net (fo=36, routed)          0.752    44.316    ALU/data18[19]
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.329    44.645 r  ALU/reg_arr[12][18]_i_55/O
                         net (fo=1, routed)           0.000    44.645    ALU/reg_arr[12][18]_i_55_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.178 r  ALU/reg_arr_reg[12][18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.178    ALU/reg_arr_reg[12][18]_i_48_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.295 r  ALU/reg_arr_reg[12][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.295    ALU/reg_arr_reg[12][18]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  ALU/reg_arr_reg[12][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.412    ALU/reg_arr_reg[12][18]_i_38_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  ALU/reg_arr_reg[12][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.529    ALU/reg_arr_reg[12][18]_i_33_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  ALU/reg_arr_reg[12][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.646    ALU/reg_arr_reg[12][18]_i_28_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.763 r  ALU/reg_arr_reg[12][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.763    ALU/reg_arr_reg[12][18]_i_23_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.880 r  ALU/reg_arr_reg[12][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.880    ALU/reg_arr_reg[12][18]_i_18_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.997 r  ALU/reg_arr_reg[12][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.997    ALU/reg_arr_reg[12][18]_i_15_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.154 r  ALU/reg_arr_reg[12][18]_i_10/CO[1]
                         net (fo=36, routed)          0.944    47.098    ALU/data18[18]
    SLICE_X28Y52         LUT3 (Prop_lut3_I0_O)        0.332    47.430 r  ALU/DM_i_911/O
                         net (fo=1, routed)           0.000    47.430    ALU/DM_i_911_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.980 r  ALU/DM_i_835/CO[3]
                         net (fo=1, routed)           0.000    47.980    ALU/DM_i_835_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.094 r  ALU/reg_arr_reg[12][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.094    ALU/reg_arr_reg[12][17]_i_43_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.208 r  ALU/reg_arr_reg[12][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.208    ALU/reg_arr_reg[12][17]_i_38_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.322 r  ALU/reg_arr_reg[12][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.322    ALU/reg_arr_reg[12][17]_i_33_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.436 r  ALU/reg_arr_reg[12][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.436    ALU/reg_arr_reg[12][17]_i_28_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.550 r  ALU/reg_arr_reg[12][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.550    ALU/reg_arr_reg[12][17]_i_23_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.664 r  ALU/reg_arr_reg[12][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.664    ALU/reg_arr_reg[12][17]_i_18_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.778 r  ALU/reg_arr_reg[12][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.778    ALU/reg_arr_reg[12][17]_i_15_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.935 r  ALU/reg_arr_reg[12][17]_i_10/CO[1]
                         net (fo=36, routed)          0.597    49.532    ALU/data18[17]
    SLICE_X28Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    50.317 r  ALU/DM_i_830/CO[3]
                         net (fo=1, routed)           0.000    50.317    ALU/DM_i_830_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  ALU/DM_i_749/CO[3]
                         net (fo=1, routed)           0.000    50.431    ALU/DM_i_749_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  ALU/reg_arr_reg[12][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    50.545    ALU/reg_arr_reg[12][16]_i_38_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  ALU/reg_arr_reg[12][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.659    ALU/reg_arr_reg[12][16]_i_33_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  ALU/reg_arr_reg[12][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.773    ALU/reg_arr_reg[12][16]_i_28_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  ALU/reg_arr_reg[12][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.887    ALU/reg_arr_reg[12][16]_i_23_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  ALU/reg_arr_reg[12][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.001    ALU/reg_arr_reg[12][16]_i_18_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  ALU/reg_arr_reg[12][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.115    ALU/reg_arr_reg[12][16]_i_15_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.272 r  ALU/reg_arr_reg[12][16]_i_10/CO[1]
                         net (fo=36, routed)          1.190    52.462    ALU/data18[16]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.329    52.791 r  ALU/DM_i_905/O
                         net (fo=1, routed)           0.000    52.791    ALU/DM_i_905_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.324 r  ALU/DM_i_825/CO[3]
                         net (fo=1, routed)           0.000    53.324    ALU/DM_i_825_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.441 r  ALU/DM_i_744/CO[3]
                         net (fo=1, routed)           0.000    53.441    ALU/DM_i_744_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.558 r  ALU/DM_i_668/CO[3]
                         net (fo=1, routed)           0.000    53.558    ALU/DM_i_668_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.675 r  ALU/reg_arr_reg[12][15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.675    ALU/reg_arr_reg[12][15]_i_33_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.792 r  ALU/reg_arr_reg[12][15]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.792    ALU/reg_arr_reg[12][15]_i_28_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.909 r  ALU/reg_arr_reg[12][15]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.909    ALU/reg_arr_reg[12][15]_i_23_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.026 r  ALU/reg_arr_reg[12][15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.026    ALU/reg_arr_reg[12][15]_i_18_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.143 r  ALU/reg_arr_reg[12][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.143    ALU/reg_arr_reg[12][15]_i_15_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.300 r  ALU/reg_arr_reg[12][15]_i_10/CO[1]
                         net (fo=36, routed)          0.994    55.294    ALU/data18[15]
    SLICE_X12Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    56.097 r  ALU/DM_i_820/CO[3]
                         net (fo=1, routed)           0.000    56.097    ALU/DM_i_820_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.214 r  ALU/DM_i_739/CO[3]
                         net (fo=1, routed)           0.000    56.214    ALU/DM_i_739_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.331 r  ALU/DM_i_663/CO[3]
                         net (fo=1, routed)           0.000    56.331    ALU/DM_i_663_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.448 r  ALU/DM_i_592/CO[3]
                         net (fo=1, routed)           0.000    56.448    ALU/DM_i_592_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.565 r  ALU/reg_arr_reg[12][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.565    ALU/reg_arr_reg[12][14]_i_28_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.682 r  ALU/reg_arr_reg[12][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    56.682    ALU/reg_arr_reg[12][14]_i_23_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.799 r  ALU/reg_arr_reg[12][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    56.799    ALU/reg_arr_reg[12][14]_i_18_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.916 r  ALU/reg_arr_reg[12][14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.916    ALU/reg_arr_reg[12][14]_i_15_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.073 r  ALU/reg_arr_reg[12][14]_i_10/CO[1]
                         net (fo=36, routed)          0.769    57.842    ALU/data18[14]
    SLICE_X15Y66         LUT3 (Prop_lut3_I0_O)        0.332    58.174 r  ALU/DM_i_897/O
                         net (fo=1, routed)           0.000    58.174    ALU/DM_i_897_n_0
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    58.575 r  ALU/DM_i_815/CO[3]
                         net (fo=1, routed)           0.000    58.575    ALU/DM_i_815_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.689 r  ALU/DM_i_734/CO[3]
                         net (fo=1, routed)           0.000    58.689    ALU/DM_i_734_n_0
    SLICE_X15Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.803 r  ALU/DM_i_658/CO[3]
                         net (fo=1, routed)           0.000    58.803    ALU/DM_i_658_n_0
    SLICE_X15Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.917 r  ALU/DM_i_587/CO[3]
                         net (fo=1, routed)           0.000    58.917    ALU/DM_i_587_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.031 r  ALU/DM_i_521/CO[3]
                         net (fo=1, routed)           0.000    59.031    ALU/DM_i_521_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.145 r  ALU/reg_arr_reg[12][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    59.145    ALU/reg_arr_reg[12][13]_i_23_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.259 r  ALU/reg_arr_reg[12][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.259    ALU/reg_arr_reg[12][13]_i_18_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.373 r  ALU/reg_arr_reg[12][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    59.373    ALU/reg_arr_reg[12][13]_i_15_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.530 r  ALU/reg_arr_reg[12][13]_i_10/CO[1]
                         net (fo=36, routed)          0.979    60.508    ALU/data18[13]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.329    60.837 r  ALU/DM_i_818/O
                         net (fo=1, routed)           0.000    60.837    ALU/DM_i_818_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.370 r  ALU/DM_i_729/CO[3]
                         net (fo=1, routed)           0.000    61.370    ALU/DM_i_729_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.487 r  ALU/DM_i_653/CO[3]
                         net (fo=1, routed)           0.000    61.487    ALU/DM_i_653_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.604 r  ALU/DM_i_582/CO[3]
                         net (fo=1, routed)           0.000    61.604    ALU/DM_i_582_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.721 r  ALU/DM_i_516/CO[3]
                         net (fo=1, routed)           0.000    61.721    ALU/DM_i_516_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.838 r  ALU/DM_i_446/CO[3]
                         net (fo=1, routed)           0.000    61.838    ALU/DM_i_446_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.955 r  ALU/reg_arr_reg[12][12]_i_18/CO[3]
                         net (fo=1, routed)           0.009    61.964    ALU/reg_arr_reg[12][12]_i_18_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.081 r  ALU/reg_arr_reg[12][12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.081    ALU/reg_arr_reg[12][12]_i_15_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.238 r  ALU/reg_arr_reg[12][12]_i_10/CO[1]
                         net (fo=36, routed)          0.999    63.237    ALU/data18[12]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.332    63.569 r  ALU/DM_i_893/O
                         net (fo=1, routed)           0.000    63.569    ALU/DM_i_893_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.119 r  ALU/DM_i_805/CO[3]
                         net (fo=1, routed)           0.000    64.119    ALU/DM_i_805_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.233 r  ALU/DM_i_724/CO[3]
                         net (fo=1, routed)           0.000    64.233    ALU/DM_i_724_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.347 r  ALU/DM_i_648/CO[3]
                         net (fo=1, routed)           0.000    64.347    ALU/DM_i_648_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.461 r  ALU/DM_i_577/CO[3]
                         net (fo=1, routed)           0.000    64.461    ALU/DM_i_577_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.575 r  ALU/DM_i_511/CO[3]
                         net (fo=1, routed)           0.000    64.575    ALU/DM_i_511_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.689 r  ALU/DM_i_441/CO[3]
                         net (fo=1, routed)           0.000    64.689    ALU/DM_i_441_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.803 r  ALU/DM_i_371/CO[3]
                         net (fo=1, routed)           0.000    64.803    ALU/DM_i_371_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.917 r  ALU/reg_arr_reg[12][11]_i_15/CO[3]
                         net (fo=1, routed)           0.009    64.926    ALU/reg_arr_reg[12][11]_i_15_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.083 r  ALU/reg_arr_reg[12][11]_i_10/CO[1]
                         net (fo=36, routed)          0.843    65.926    ALU/data18[11]
    SLICE_X12Y71         LUT3 (Prop_lut3_I0_O)        0.329    66.255 r  ALU/DM_i_890/O
                         net (fo=1, routed)           0.000    66.255    ALU/DM_i_890_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.788 r  ALU/DM_i_800/CO[3]
                         net (fo=1, routed)           0.000    66.788    ALU/DM_i_800_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.905 r  ALU/DM_i_719/CO[3]
                         net (fo=1, routed)           0.000    66.905    ALU/DM_i_719_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.022 r  ALU/DM_i_643/CO[3]
                         net (fo=1, routed)           0.000    67.022    ALU/DM_i_643_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.139 r  ALU/DM_i_572/CO[3]
                         net (fo=1, routed)           0.009    67.148    ALU/DM_i_572_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.265 r  ALU/DM_i_506/CO[3]
                         net (fo=1, routed)           0.000    67.265    ALU/DM_i_506_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.382 r  ALU/DM_i_436/CO[3]
                         net (fo=1, routed)           0.000    67.382    ALU/DM_i_436_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.499 r  ALU/DM_i_366/CO[3]
                         net (fo=1, routed)           0.000    67.499    ALU/DM_i_366_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.616 r  ALU/DM_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.616    ALU/DM_i_303_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.773 r  ALU/reg_arr_reg[12][10]_i_10/CO[1]
                         net (fo=36, routed)          0.828    68.602    ALU/data18[10]
    SLICE_X15Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    69.390 r  ALU/DM_i_799/CO[3]
                         net (fo=1, routed)           0.000    69.390    ALU/DM_i_799_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.504 r  ALU/DM_i_718/CO[3]
                         net (fo=1, routed)           0.000    69.504    ALU/DM_i_718_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.618 r  ALU/DM_i_642/CO[3]
                         net (fo=1, routed)           0.000    69.618    ALU/DM_i_642_n_0
    SLICE_X15Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.732 r  ALU/DM_i_571/CO[3]
                         net (fo=1, routed)           0.000    69.732    ALU/DM_i_571_n_0
    SLICE_X15Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.846 r  ALU/DM_i_505/CO[3]
                         net (fo=1, routed)           0.000    69.846    ALU/DM_i_505_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.960 r  ALU/DM_i_435/CO[3]
                         net (fo=1, routed)           0.000    69.960    ALU/DM_i_435_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.074 r  ALU/DM_i_365/CO[3]
                         net (fo=1, routed)           0.000    70.074    ALU/DM_i_365_n_0
    SLICE_X15Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.188 r  ALU/DM_i_302/CO[3]
                         net (fo=1, routed)           0.000    70.188    ALU/DM_i_302_n_0
    SLICE_X15Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.345 r  ALU/DM_i_131/CO[1]
                         net (fo=36, routed)          0.909    71.254    ALU/data18[9]
    SLICE_X13Y76         LUT3 (Prop_lut3_I0_O)        0.329    71.583 r  ALU/DM_i_914/O
                         net (fo=1, routed)           0.000    71.583    ALU/DM_i_914_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.133 r  ALU/DM_i_840/CO[3]
                         net (fo=1, routed)           0.000    72.133    ALU/DM_i_840_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.247 r  ALU/DM_i_754/CO[3]
                         net (fo=1, routed)           0.000    72.247    ALU/DM_i_754_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.361 r  ALU/DM_i_673/CO[3]
                         net (fo=1, routed)           0.000    72.361    ALU/DM_i_673_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.475 r  ALU/DM_i_597/CO[3]
                         net (fo=1, routed)           0.000    72.475    ALU/DM_i_597_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.589 r  ALU/DM_i_526/CO[3]
                         net (fo=1, routed)           0.000    72.589    ALU/DM_i_526_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.703 r  ALU/DM_i_451/CO[3]
                         net (fo=1, routed)           0.000    72.703    ALU/DM_i_451_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.817 r  ALU/DM_i_376/CO[3]
                         net (fo=1, routed)           0.000    72.817    ALU/DM_i_376_n_0
    SLICE_X13Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.931 r  ALU/DM_i_310/CO[3]
                         net (fo=1, routed)           0.000    72.931    ALU/DM_i_310_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.088 r  ALU/DM_i_139/CO[1]
                         net (fo=36, routed)          0.914    74.002    ALU/data18[8]
    SLICE_X14Y80         LUT3 (Prop_lut3_I0_O)        0.329    74.331 r  ALU/DM_i_917/O
                         net (fo=1, routed)           0.000    74.331    ALU/DM_i_917_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.864 r  ALU/DM_i_845/CO[3]
                         net (fo=1, routed)           0.000    74.864    ALU/DM_i_845_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.981 r  ALU/DM_i_759/CO[3]
                         net (fo=1, routed)           0.000    74.981    ALU/DM_i_759_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.098 r  ALU/DM_i_678/CO[3]
                         net (fo=1, routed)           0.000    75.098    ALU/DM_i_678_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.215 r  ALU/DM_i_602/CO[3]
                         net (fo=1, routed)           0.000    75.215    ALU/DM_i_602_n_0
    SLICE_X14Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.332 r  ALU/DM_i_531/CO[3]
                         net (fo=1, routed)           0.000    75.332    ALU/DM_i_531_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.449 r  ALU/DM_i_456/CO[3]
                         net (fo=1, routed)           0.000    75.449    ALU/DM_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.566 r  ALU/DM_i_381/CO[3]
                         net (fo=1, routed)           0.000    75.566    ALU/DM_i_381_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.683 r  ALU/DM_i_316/CO[3]
                         net (fo=1, routed)           0.000    75.683    ALU/DM_i_316_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.840 r  ALU/DM_i_145/CO[1]
                         net (fo=36, routed)          0.767    76.606    ALU/data18[7]
    SLICE_X15Y84         LUT3 (Prop_lut3_I0_O)        0.332    76.938 r  ALU/DM_i_920/O
                         net (fo=1, routed)           0.000    76.938    ALU/DM_i_920_n_0
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.488 r  ALU/DM_i_850/CO[3]
                         net (fo=1, routed)           0.000    77.488    ALU/DM_i_850_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.602 r  ALU/DM_i_764/CO[3]
                         net (fo=1, routed)           0.000    77.602    ALU/DM_i_764_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.716 r  ALU/DM_i_683/CO[3]
                         net (fo=1, routed)           0.000    77.716    ALU/DM_i_683_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.830 r  ALU/DM_i_607/CO[3]
                         net (fo=1, routed)           0.000    77.830    ALU/DM_i_607_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.944 r  ALU/DM_i_536/CO[3]
                         net (fo=1, routed)           0.000    77.944    ALU/DM_i_536_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.058 r  ALU/DM_i_461/CO[3]
                         net (fo=1, routed)           0.000    78.058    ALU/DM_i_461_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.172 r  ALU/DM_i_386/CO[3]
                         net (fo=1, routed)           0.000    78.172    ALU/DM_i_386_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.286 r  ALU/DM_i_322/CO[3]
                         net (fo=1, routed)           0.000    78.286    ALU/DM_i_322_n_0
    SLICE_X15Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.443 r  ALU/DM_i_152/CO[1]
                         net (fo=36, routed)          0.774    79.218    ALU/data18[6]
    SLICE_X13Y85         LUT3 (Prop_lut3_I0_O)        0.329    79.547 r  ALU/DM_i_923/O
                         net (fo=1, routed)           0.000    79.547    ALU/DM_i_923_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.097 r  ALU/DM_i_855/CO[3]
                         net (fo=1, routed)           0.000    80.097    ALU/DM_i_855_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.211 r  ALU/DM_i_769/CO[3]
                         net (fo=1, routed)           0.000    80.211    ALU/DM_i_769_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.325 r  ALU/DM_i_688/CO[3]
                         net (fo=1, routed)           0.000    80.325    ALU/DM_i_688_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.439 r  ALU/DM_i_612/CO[3]
                         net (fo=1, routed)           0.000    80.439    ALU/DM_i_612_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.553 r  ALU/DM_i_541/CO[3]
                         net (fo=1, routed)           0.000    80.553    ALU/DM_i_541_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.667 r  ALU/DM_i_471/CO[3]
                         net (fo=1, routed)           0.000    80.667    ALU/DM_i_471_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.781 r  ALU/DM_i_397/CO[3]
                         net (fo=1, routed)           0.000    80.781    ALU/DM_i_397_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.895 r  ALU/DM_i_330/CO[3]
                         net (fo=1, routed)           0.000    80.895    ALU/DM_i_330_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.051 r  ALU/DM_i_158/CO[1]
                         net (fo=36, routed)          0.792    81.843    ALU/data18[5]
    SLICE_X12Y86         LUT3 (Prop_lut3_I0_O)        0.329    82.172 r  ALU/DM_i_926/O
                         net (fo=1, routed)           0.000    82.172    ALU/DM_i_926_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.705 r  ALU/DM_i_860/CO[3]
                         net (fo=1, routed)           0.000    82.705    ALU/DM_i_860_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.822 r  ALU/DM_i_774/CO[3]
                         net (fo=1, routed)           0.000    82.822    ALU/DM_i_774_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.939 r  ALU/DM_i_693/CO[3]
                         net (fo=1, routed)           0.000    82.939    ALU/DM_i_693_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.056 r  ALU/DM_i_617/CO[3]
                         net (fo=1, routed)           0.000    83.056    ALU/DM_i_617_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.173 r  ALU/DM_i_546/CO[3]
                         net (fo=1, routed)           0.000    83.173    ALU/DM_i_546_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.290 r  ALU/DM_i_476/CO[3]
                         net (fo=1, routed)           0.000    83.290    ALU/DM_i_476_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.407 r  ALU/DM_i_402/CO[3]
                         net (fo=1, routed)           0.000    83.407    ALU/DM_i_402_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.524 r  ALU/DM_i_336/CO[3]
                         net (fo=1, routed)           0.000    83.524    ALU/DM_i_336_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.681 r  ALU/DM_i_165/CO[1]
                         net (fo=36, routed)          0.756    84.437    ALU/data18[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I0_O)        0.332    84.769 r  ALU/DM_i_929/O
                         net (fo=1, routed)           0.000    84.769    ALU/DM_i_929_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.319 r  ALU/DM_i_865/CO[3]
                         net (fo=1, routed)           0.000    85.319    ALU/DM_i_865_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.433 r  ALU/DM_i_779/CO[3]
                         net (fo=1, routed)           0.000    85.433    ALU/DM_i_779_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.547 r  ALU/DM_i_698/CO[3]
                         net (fo=1, routed)           0.000    85.547    ALU/DM_i_698_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.661 r  ALU/DM_i_622/CO[3]
                         net (fo=1, routed)           0.000    85.661    ALU/DM_i_622_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.775 r  ALU/DM_i_551/CO[3]
                         net (fo=1, routed)           0.000    85.775    ALU/DM_i_551_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.889 r  ALU/DM_i_481/CO[3]
                         net (fo=1, routed)           0.000    85.889    ALU/DM_i_481_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.003 r  ALU/DM_i_407/CO[3]
                         net (fo=1, routed)           0.000    86.003    ALU/DM_i_407_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.117 r  ALU/DM_i_342/CO[3]
                         net (fo=1, routed)           0.000    86.117    ALU/DM_i_342_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.274 r  ALU/DM_i_171/CO[1]
                         net (fo=36, routed)          1.052    87.326    ALU/data18[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.329    87.655 r  ALU/DM_i_932/O
                         net (fo=1, routed)           0.000    87.655    ALU/DM_i_932_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.188 r  ALU/DM_i_870/CO[3]
                         net (fo=1, routed)           0.000    88.188    ALU/DM_i_870_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.305 r  ALU/DM_i_784/CO[3]
                         net (fo=1, routed)           0.000    88.305    ALU/DM_i_784_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.422 r  ALU/DM_i_703/CO[3]
                         net (fo=1, routed)           0.000    88.422    ALU/DM_i_703_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.539 r  ALU/DM_i_627/CO[3]
                         net (fo=1, routed)           0.000    88.539    ALU/DM_i_627_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.656 r  ALU/DM_i_556/CO[3]
                         net (fo=1, routed)           0.000    88.656    ALU/DM_i_556_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.773 r  ALU/DM_i_486/CO[3]
                         net (fo=1, routed)           0.000    88.773    ALU/DM_i_486_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.890 r  ALU/DM_i_414/CO[3]
                         net (fo=1, routed)           0.000    88.890    ALU/DM_i_414_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.007 r  ALU/DM_i_351/CO[3]
                         net (fo=1, routed)           0.000    89.007    ALU/DM_i_351_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.164 r  ALU/DM_i_179/CO[1]
                         net (fo=36, routed)          0.941    90.106    ALU/data18[2]
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.332    90.438 r  ALU/DM_i_935/O
                         net (fo=1, routed)           0.000    90.438    ALU/DM_i_935_n_0
    SLICE_X15Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.988 r  ALU/DM_i_875/CO[3]
                         net (fo=1, routed)           0.000    90.988    ALU/DM_i_875_n_0
    SLICE_X15Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.102 r  ALU/DM_i_789/CO[3]
                         net (fo=1, routed)           0.000    91.102    ALU/DM_i_789_n_0
    SLICE_X15Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.216 r  ALU/DM_i_708/CO[3]
                         net (fo=1, routed)           0.000    91.216    ALU/DM_i_708_n_0
    SLICE_X15Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.330 r  ALU/DM_i_632/CO[3]
                         net (fo=1, routed)           0.000    91.330    ALU/DM_i_632_n_0
    SLICE_X15Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.444 r  ALU/DM_i_561/CO[3]
                         net (fo=1, routed)           0.000    91.444    ALU/DM_i_561_n_0
    SLICE_X15Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.558 r  ALU/DM_i_491/CO[3]
                         net (fo=1, routed)           0.000    91.558    ALU/DM_i_491_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.672 r  ALU/DM_i_419/CO[3]
                         net (fo=1, routed)           0.001    91.672    ALU/DM_i_419_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  ALU/DM_i_355/CO[3]
                         net (fo=1, routed)           0.000    91.786    ALU/DM_i_355_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.943 r  ALU/DM_i_186/CO[1]
                         net (fo=36, routed)          0.901    92.845    ALU/data18[1]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.329    93.174 r  ALU/DM_i_939/O
                         net (fo=1, routed)           0.000    93.174    ALU/DM_i_939_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    93.706 r  ALU/DM_i_880/CO[3]
                         net (fo=1, routed)           0.000    93.706    ALU/DM_i_880_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.820 r  ALU/DM_i_794/CO[3]
                         net (fo=1, routed)           0.000    93.820    ALU/DM_i_794_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.934 r  ALU/DM_i_713/CO[3]
                         net (fo=1, routed)           0.000    93.934    ALU/DM_i_713_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.048 r  ALU/DM_i_637/CO[3]
                         net (fo=1, routed)           0.000    94.048    ALU/DM_i_637_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.162 r  ALU/DM_i_566/CO[3]
                         net (fo=1, routed)           0.000    94.162    ALU/DM_i_566_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.276 r  ALU/DM_i_500/CO[3]
                         net (fo=1, routed)           0.001    94.276    ALU/DM_i_500_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.390 r  ALU/DM_i_430/CO[3]
                         net (fo=1, routed)           0.000    94.390    ALU/DM_i_430_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.504 r  ALU/DM_i_363/CO[3]
                         net (fo=1, routed)           0.000    94.504    ALU/DM_i_363_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    94.775 r  ALU/DM_i_193/CO[0]
                         net (fo=2, routed)           1.054    95.830    ALU/data18[0]
    SLICE_X12Y84         LUT3 (Prop_lut3_I0_O)        0.373    96.203 r  ALU/reg_arr[12][0]_i_4/O
                         net (fo=1, routed)           0.743    96.946    CU/reg_arr_reg[12][0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I3_O)        0.124    97.070 r  CU/reg_arr[12][0]_i_2/O
                         net (fo=2, routed)           0.728    97.798    CU/reg_arr[12][0]_i_2_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    97.922 r  CU/reg_arr[12][0]_i_1/O
                         net (fo=16, routed)          0.786    98.708    RB/D[0]
    SLICE_X17Y49         FDRE                                         r  RB/reg_arr_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.690    15.112    RB/CLK
    SLICE_X17Y49         FDRE                                         r  RB/reg_arr_reg[13][0]/C
                         clock pessimism              0.267    15.380    
                         clock uncertainty           -0.035    15.344    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.067    15.277    RB/reg_arr_reg[13][0]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -98.708    
  -------------------------------------------------------------------
                         slack                                -83.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    BM/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  BM/pc_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BM/pc_out_reg[23]/Q
                         net (fo=1, routed)           0.103     1.801    P_counter/pc_out_reg[31]_1[23]
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[23]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.076     1.649    P_counter/pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    BM/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  BM/pc_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BM/pc_out_reg[17]/Q
                         net (fo=1, routed)           0.103     1.801    P_counter/pc_out_reg[31]_1[17]
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[17]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.066     1.639    P_counter/pc_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    BM/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  BM/pc_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BM/pc_out_reg[15]/Q
                         net (fo=1, routed)           0.105     1.803    P_counter/pc_out_reg[31]_1[15]
    SLICE_X24Y39         FDRE                                         r  P_counter/pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X24Y39         FDRE                                         r  P_counter/pc_out_reg[15]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.066     1.639    P_counter/pc_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.639     1.559    BM/clk_IBUF_BUFG
    SLICE_X27Y43         FDRE                                         r  BM/pc_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  BM/pc_out_reg[21]/Q
                         net (fo=1, routed)           0.097     1.797    P_counter/pc_out_reg[31]_1[21]
    SLICE_X26Y43         FDRE                                         r  P_counter/pc_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.915     2.080    P_counter/CLK
    SLICE_X26Y43         FDRE                                         r  P_counter/pc_out_reg[21]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.057     1.629    P_counter/pc_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.636     1.556    BM/clk_IBUF_BUFG
    SLICE_X25Y37         FDRE                                         r  BM/pc_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  BM/pc_out_reg[13]/Q
                         net (fo=1, routed)           0.112     1.809    P_counter/pc_out_reg[31]_1[13]
    SLICE_X25Y38         FDRE                                         r  P_counter/pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X25Y38         FDRE                                         r  P_counter/pc_out_reg[13]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.066     1.639    P_counter/pc_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ID/imm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BM/pc_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.091%)  route 0.164ns (46.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    ID/CLK
    SLICE_X23Y37         FDRE                                         r  ID/imm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  ID/imm_reg[13]/Q
                         net (fo=35, routed)          0.164     1.862    BM/imm_val[12]
    SLICE_X25Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  BM/pc_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.907    BM/p_0_in[13]
    SLICE_X25Y37         FDRE                                         r  BM/pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.911     2.076    BM/clk_IBUF_BUFG
    SLICE_X25Y37         FDRE                                         r  BM/pc_out_reg[13]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.092     1.685    BM/pc_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.639     1.559    BM/clk_IBUF_BUFG
    SLICE_X27Y43         FDRE                                         r  BM/pc_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  BM/pc_out_reg[30]/Q
                         net (fo=1, routed)           0.176     1.876    P_counter/pc_out_reg[31]_1[30]
    SLICE_X26Y43         FDRE                                         r  P_counter/pc_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.915     2.080    P_counter/CLK
    SLICE_X26Y43         FDRE                                         r  P_counter/pc_out_reg[30]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X26Y43         FDRE (Hold_fdre_C_D)         0.076     1.648    P_counter/pc_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    BM/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  BM/pc_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  BM/pc_out_reg[19]/Q
                         net (fo=1, routed)           0.182     1.880    P_counter/pc_out_reg[31]_1[19]
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X25Y39         FDRE                                         r  P_counter/pc_out_reg[19]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.072     1.645    P_counter/pc_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.010%)  route 0.195ns (57.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.635     1.555    BM/clk_IBUF_BUFG
    SLICE_X24Y34         FDRE                                         r  BM/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  BM/pc_out_reg[3]/Q
                         net (fo=1, routed)           0.195     1.891    P_counter/pc_out_reg[31]_1[3]
    SLICE_X34Y34         FDRE                                         r  P_counter/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.905     2.070    P_counter/CLK
    SLICE_X34Y34         FDRE                                         r  P_counter/pc_out_reg[3]/C
                         clock pessimism             -0.483     1.587    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.052     1.639    P_counter/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 BM/pc_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_counter/pc_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.180%)  route 0.168ns (56.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.637     1.557    BM/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  BM/pc_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.128     1.685 r  BM/pc_out_reg[24]/Q
                         net (fo=1, routed)           0.168     1.853    P_counter/pc_out_reg[31]_1[24]
    SLICE_X24Y39         FDRE                                         r  P_counter/pc_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.913     2.078    P_counter/CLK
    SLICE_X24Y39         FDRE                                         r  P_counter/pc_out_reg[24]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.019     1.592    P_counter/pc_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    DM/DM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     IM/IM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     IM/IM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y41    BM/pc_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y37    BM/pc_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37    BM/pc_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37    BM/pc_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y37    BM/pc_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y41    BM/pc_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y41    BM/pc_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y37    BM/pc_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y37    BM/pc_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y41    BM/pc_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y41    BM/pc_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y37    BM/pc_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y37    BM/pc_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y37    BM/pc_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RB/reg_arr_reg[11][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.070ns (54.710%)  route 3.369ns (45.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.820     5.423    RB/CLK
    SLICE_X12Y44         FDRE                                         r  RB/reg_arr_reg[11][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  RB/reg_arr_reg[11][4]_lopt_replica/Q
                         net (fo=1, routed)           3.369     9.310    lopt_12
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.861 r  outrisc2_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.861    outrisc2[4]
    R18                                                               r  outrisc2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 4.009ns (52.656%)  route 3.604ns (47.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.644     5.247    RB/CLK
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  RB/reg_arr_reg[11][2]_lopt_replica/Q
                         net (fo=1, routed)           3.604     9.307    lopt_10
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.860 r  outrisc2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.860    outrisc2[2]
    J13                                                               r  outrisc2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 4.038ns (53.812%)  route 3.466ns (46.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.645     5.248    RB/CLK
    SLICE_X12Y57         FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  RB/reg_arr_reg[11][0]_lopt_replica/Q
                         net (fo=1, routed)           3.466     9.232    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.752 r  outrisc2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.752    outrisc2[0]
    H17                                                               r  outrisc2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.069ns (55.771%)  route 3.227ns (44.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.820     5.423    RB/CLK
    SLICE_X12Y45         FDRE                                         r  RB/reg_arr_reg[11][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  RB/reg_arr_reg[11][3]_lopt_replica/Q
                         net (fo=1, routed)           3.227     9.167    lopt_11
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.718 r  outrisc2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.718    outrisc2[3]
    N14                                                               r  outrisc2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 3.991ns (56.231%)  route 3.107ns (43.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.644     5.247    RB/CLK
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456     5.703 r  RB/reg_arr_reg[11][1]_lopt_replica/Q
                         net (fo=1, routed)           3.107     8.809    lopt_9
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.345 r  outrisc2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.345    outrisc2[1]
    K15                                                               r  outrisc2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.073ns (60.012%)  route 2.714ns (39.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.820     5.423    RB/CLK
    SLICE_X12Y46         FDRE                                         r  RB/reg_arr_reg[11][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  RB/reg_arr_reg[11][6]_lopt_replica/Q
                         net (fo=1, routed)           2.714     8.655    lopt_14
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.210 r  outrisc2_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.210    outrisc2[6]
    U17                                                               r  outrisc2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 4.073ns (60.221%)  route 2.691ns (39.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.818     5.421    RB/CLK
    SLICE_X12Y40         FDRE                                         r  RB/reg_arr_reg[11][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  RB/reg_arr_reg[11][7]_lopt_replica/Q
                         net (fo=1, routed)           2.691     8.629    lopt_15
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.184 r  outrisc2_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.184    outrisc2[7]
    U16                                                               r  outrisc2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.733ns  (logic 4.025ns (59.775%)  route 2.709ns (40.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.819     5.422    RB/CLK
    SLICE_X24Y47         FDRE                                         r  RB/reg_arr_reg[11][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     5.878 r  RB/reg_arr_reg[11][15]_lopt_replica/Q
                         net (fo=1, routed)           2.709     8.586    lopt_7
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.155 r  outrisc1_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.155    outrisc1[7]
    V11                                                               r  outrisc1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.008ns (59.539%)  route 2.724ns (40.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.820     5.423    RB/CLK
    SLICE_X11Y45         FDRE                                         r  RB/reg_arr_reg[11][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  RB/reg_arr_reg[11][12]_lopt_replica/Q
                         net (fo=1, routed)           2.724     8.602    lopt_4
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.154 r  outrisc1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.154    outrisc1[4]
    V15                                                               r  outrisc1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.070ns (61.102%)  route 2.591ns (38.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.820     5.423    RB/CLK
    SLICE_X12Y44         FDRE                                         r  RB/reg_arr_reg[11][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  RB/reg_arr_reg[11][5]_lopt_replica/Q
                         net (fo=1, routed)           2.591     8.532    lopt_13
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.083 r  outrisc2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.083    outrisc2[5]
    V17                                                               r  outrisc2[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RB/reg_arr_reg[11][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.389ns (66.941%)  route 0.686ns (33.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.576     1.495    RB/CLK
    SLICE_X11Y51         FDRE                                         r  RB/reg_arr_reg[11][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  RB/reg_arr_reg[11][8]_lopt_replica/Q
                         net (fo=1, routed)           0.686     2.322    lopt
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.571 r  outrisc1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.571    outrisc1[0]
    V16                                                               r  outrisc1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.396ns (66.793%)  route 0.694ns (33.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.642     1.562    RB/CLK
    SLICE_X11Y49         FDRE                                         r  RB/reg_arr_reg[11][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  RB/reg_arr_reg[11][9]_lopt_replica/Q
                         net (fo=1, routed)           0.694     2.397    lopt_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.652 r  outrisc1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.652    outrisc1[1]
    T15                                                               r  outrisc1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.419ns (67.155%)  route 0.694ns (32.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.641     1.561    RB/CLK
    SLICE_X12Y44         FDRE                                         r  RB/reg_arr_reg[11][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  RB/reg_arr_reg[11][13]_lopt_replica/Q
                         net (fo=1, routed)           0.694     2.419    lopt_5
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.674 r  outrisc1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.674    outrisc1[5]
    V14                                                               r  outrisc1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.396ns (63.039%)  route 0.819ns (36.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.576     1.495    RB/CLK
    SLICE_X12Y50         FDRE                                         r  RB/reg_arr_reg[11][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  RB/reg_arr_reg[11][11]_lopt_replica/Q
                         net (fo=1, routed)           0.819     2.478    lopt_3
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.710 r  outrisc1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.710    outrisc1[3]
    T16                                                               r  outrisc1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.394ns (64.814%)  route 0.757ns (35.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.641     1.561    RB/CLK
    SLICE_X13Y45         FDRE                                         r  RB/reg_arr_reg[11][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  RB/reg_arr_reg[11][10]_lopt_replica/Q
                         net (fo=1, routed)           0.757     2.459    lopt_2
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.712 r  outrisc1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.712    outrisc1[2]
    U14                                                               r  outrisc1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.412ns (65.028%)  route 0.759ns (34.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.641     1.561    RB/CLK
    SLICE_X22Y47         FDRE                                         r  RB/reg_arr_reg[11][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  RB/reg_arr_reg[11][14]_lopt_replica/Q
                         net (fo=1, routed)           0.759     2.461    lopt_6
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.732 r  outrisc1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.732    outrisc1[6]
    V12                                                               r  outrisc1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.416ns (64.405%)  route 0.783ns (35.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.641     1.561    RB/CLK
    SLICE_X12Y44         FDRE                                         r  RB/reg_arr_reg[11][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  RB/reg_arr_reg[11][5]_lopt_replica/Q
                         net (fo=1, routed)           0.783     2.508    lopt_13
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.760 r  outrisc2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.760    outrisc2[5]
    V17                                                               r  outrisc2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.420ns (64.178%)  route 0.793ns (35.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.640     1.560    RB/CLK
    SLICE_X12Y40         FDRE                                         r  RB/reg_arr_reg[11][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  RB/reg_arr_reg[11][7]_lopt_replica/Q
                         net (fo=1, routed)           0.793     2.516    lopt_15
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.772 r  outrisc2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.772    outrisc2[7]
    U16                                                               r  outrisc2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.393ns (62.740%)  route 0.828ns (37.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.641     1.561    RB/CLK
    SLICE_X11Y45         FDRE                                         r  RB/reg_arr_reg[11][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  RB/reg_arr_reg[11][12]_lopt_replica/Q
                         net (fo=1, routed)           0.828     2.529    lopt_4
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.782 r  outrisc1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.782    outrisc1[4]
    V15                                                               r  outrisc1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RB/reg_arr_reg[11][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outrisc1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.410ns (63.335%)  route 0.817ns (36.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.640     1.560    RB/CLK
    SLICE_X24Y47         FDRE                                         r  RB/reg_arr_reg[11][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  RB/reg_arr_reg[11][15]_lopt_replica/Q
                         net (fo=1, routed)           0.817     2.517    lopt_7
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.787 r  outrisc1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.787    outrisc1[7]
    V11                                                               r  outrisc1[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           650 Endpoints
Min Delay           650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X30Y43         FDRE                                         r  RB/reg_arr_reg[0][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[15][26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[15][28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[15][30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.416ns  (logic 1.477ns (17.545%)  route 6.940ns (82.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.940     8.416    RB/SR[0]
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.686     5.108    RB/CLK
    SLICE_X31Y43         FDRE                                         r  RB/reg_arr_reg[15][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 1.477ns (17.688%)  route 6.871ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.871     8.348    RB/SR[0]
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.683     5.105    RB/CLK
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 1.477ns (17.688%)  route 6.871ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.871     8.348    RB/SR[0]
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.683     5.105    RB/CLK
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 1.477ns (17.688%)  route 6.871ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.871     8.348    RB/SR[0]
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.683     5.105    RB/CLK
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 1.477ns (17.688%)  route 6.871ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=650, routed)         6.871     8.348    RB/SR[0]
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         1.683     5.105    RB/CLK
    SLICE_X26Y35         FDRE                                         r  RB/reg_arr_reg[0][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.244ns (21.401%)  route 0.898ns (78.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         0.898     1.142    RB/SR[0]
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.844     2.009    RB/CLK
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][1]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.244ns (21.401%)  route 0.898ns (78.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         0.898     1.142    RB/SR[0]
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.844     2.009    RB/CLK
    SLICE_X11Y61         FDRE                                         r  RB/reg_arr_reg[11][2]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.244ns (20.311%)  route 0.959ns (79.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         0.959     1.204    RB/SR[0]
    SLICE_X13Y58         FDRE                                         r  RB/reg_arr_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.845     2.010    RB/CLK
    SLICE_X13Y58         FDRE                                         r  RB/reg_arr_reg[4][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.244ns (19.289%)  route 1.023ns (80.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.023     1.267    RB/SR[0]
    SLICE_X12Y57         FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.845     2.010    RB/CLK
    SLICE_X12Y57         FDRE                                         r  RB/reg_arr_reg[11][0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.244ns (18.191%)  route 1.099ns (81.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.099     1.344    RB/SR[0]
    SLICE_X11Y51         FDRE                                         r  RB/reg_arr_reg[11][8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.847     2.012    RB/CLK
    SLICE_X11Y51         FDRE                                         r  RB/reg_arr_reg[11][8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.244ns (17.850%)  route 1.125ns (82.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.125     1.369    RB/SR[0]
    SLICE_X15Y54         FDRE                                         r  RB/reg_arr_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.846     2.011    RB/CLK
    SLICE_X15Y54         FDRE                                         r  RB/reg_arr_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.244ns (17.242%)  route 1.173ns (82.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.173     1.418    RB/SR[0]
    SLICE_X12Y53         FDRE                                         r  RB/reg_arr_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.846     2.011    RB/CLK
    SLICE_X12Y53         FDRE                                         r  RB/reg_arr_reg[3][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][9]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.244ns (16.453%)  route 1.241ns (83.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.241     1.486    RB/SR[0]
    SLICE_X11Y49         FDRE                                         r  RB/reg_arr_reg[11][9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.917     2.082    RB/CLK
    SLICE_X11Y49         FDRE                                         r  RB/reg_arr_reg[11][9]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][11]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.497ns  (logic 0.244ns (16.335%)  route 1.252ns (83.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.252     1.497    RB/SR[0]
    SLICE_X12Y50         FDRE                                         r  RB/reg_arr_reg[11][11]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.847     2.012    RB/CLK
    SLICE_X12Y50         FDRE                                         r  RB/reg_arr_reg[11][11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RB/reg_arr_reg[11][12]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.244ns (15.171%)  route 1.367ns (84.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=650, routed)         1.367     1.611    RB/SR[0]
    SLICE_X11Y45         FDRE                                         r  RB/reg_arr_reg[11][12]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=655, routed)         0.916     2.081    RB/CLK
    SLICE_X11Y45         FDRE                                         r  RB/reg_arr_reg[11][12]_lopt_replica/C





