<stg><name>AXIvideo2MultiPixStream.5</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %HwReg_layerEnableFlag_1_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %HwReg_layerEnableFlag_1_val

]]></Node>
<StgValue><ssdm name="HwReg_layerEnableFlag_1_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %HwReg_layerWidth_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerWidth_1_val

]]></Node>
<StgValue><ssdm name="HwReg_layerWidth_1_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %HwReg_layerHeight_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerHeight_1_val

]]></Node>
<StgValue><ssdm name="HwReg_layerHeight_1_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %axi_last_4_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_last_4_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
entry:4 %axi_data_3_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_data_3_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %eol_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="eol_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %axi_last_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_last_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:8 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_1_val_c32, i16 %HwReg_layerHeight_1_val_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:10 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_1_val_c24, i16 %HwReg_layerWidth_1_val_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:12 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_1_val_c17, i1 %HwReg_layerEnableFlag_1_val_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="16">
<![CDATA[
entry:13 %empty = trunc i16 %HwReg_layerHeight_1_val_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="16">
<![CDATA[
entry:14 %empty_176 = trunc i16 %HwReg_layerWidth_1_val_read

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:18 %rows = call i12 @reg<unsigned short>, i12 %empty

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:19 %cols = call i12 @reg<unsigned short>, i12 %empty_176

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c32, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_1_val_c17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:15 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, void @empty_20

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:18 %rows = call i12 @reg<unsigned short>, i12 %empty

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:19 %cols = call i12 @reg<unsigned short>, i12 %empty_176

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:20 %br_ln3090 = br i1 %HwReg_layerEnableFlag_1_val_read, void %AXIvideo2MultiPixStream.5.exit, void %while.cond.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln3090"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="32">
<![CDATA[
while.cond.i.preheader:0 %axi_data_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_data_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32">
<![CDATA[
while.cond.i.preheader:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
while.cond.i.preheader:2 %empty_177 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="1" op_10_bw="0">
<![CDATA[
while.cond.i.preheader:3 %call_ln0 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.cond.i.preheader:8 %store_ln3101 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln3101"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="1" op_10_bw="0">
<![CDATA[
while.cond.i.preheader:3 %call_ln0 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %axi_data_2, i1 %axi_last_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
while.cond.i.preheader:4 %axi_last_loc_load = load i1 %axi_last_loc

]]></Node>
<StgValue><ssdm name="axi_last_loc_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i.preheader:5 %empty_178 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.cond.i.preheader:6 %cmp10301_i = icmp_ne  i12 %cols, i12 0

]]></Node>
<StgValue><ssdm name="cmp10301_i"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.cond.i.preheader:7 %xor_ln3150 = xor i1 %cmp10301_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3150"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
while.cond.i.preheader:9 %br_ln3101 = br void %loop_width.i

]]></Node>
<StgValue><ssdm name="br_ln3101"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
loop_width.i:0 %sof_4 = phi i1 1, void %while.cond.i.preheader, i1 %and_ln3150, void %loop_width.split.i

]]></Node>
<StgValue><ssdm name="sof_4"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
loop_width.i:1 %axi_last_2 = phi i1 %axi_last_loc_load, void %while.cond.i.preheader, i1 %axi_last_4_loc_load, void %loop_width.split.i

]]></Node>
<StgValue><ssdm name="axi_last_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
loop_width.i:2 %i_3 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width.i:3 %icmp_ln3101 = icmp_eq  i12 %i_3, i12 %rows

]]></Node>
<StgValue><ssdm name="icmp_ln3101"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_width.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_width.i:5 %i_4 = add i12 %i_3, i12 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width.i:6 %br_ln3101 = br i1 %icmp_ln3101, void %loop_width.split.i, void %AXIvideo2MultiPixStream.5.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3101"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
loop_width.split.i:0 %axi_data_2_load = load i24 %axi_data_2

]]></Node>
<StgValue><ssdm name="axi_data_2_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width.split.i:2 %empty_179 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="24" op_4_bw="12" op_5_bw="24" op_6_bw="24" op_7_bw="3" op_8_bw="3" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="24" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
loop_width.split.i:3 %call_ln3150 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_width, i1 %sof_4, i1 %axi_last_2, i24 %axi_data_2_load, i12 %cols, i24 %srcLayer1, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc

]]></Node>
<StgValue><ssdm name="call_ln3150"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loop_width.split.i:11 %and_ln3150 = and i1 %sof_4, i1 %xor_ln3150

]]></Node>
<StgValue><ssdm name="and_ln3150"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_width.split.i:12 %store_ln3101 = store i12 %i_4, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln3101"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="1"/>
<literal name="icmp_ln3101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
AXIvideo2MultiPixStream.5.exit.loopexit:0 %br_ln0 = br void %AXIvideo2MultiPixStream.5.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3101" val="1"/>
</and_exp><and_exp><literal name="HwReg_layerEnableFlag_1_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
AXIvideo2MultiPixStream.5.exit:0 %ret_ln691 = ret

]]></Node>
<StgValue><ssdm name="ret_ln691"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="24" op_4_bw="12" op_5_bw="24" op_6_bw="24" op_7_bw="3" op_8_bw="3" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="24" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
loop_width.split.i:3 %call_ln3150 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_width, i1 %sof_4, i1 %axi_last_2, i24 %axi_data_2_load, i12 %cols, i24 %srcLayer1, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i1 %eol_loc, i24 %axi_data_3_loc

]]></Node>
<StgValue><ssdm name="call_ln3150"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_width.split.i:6 %empty_180 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
loop_width.split.i:4 %eol_loc_load = load i1 %eol_loc

]]></Node>
<StgValue><ssdm name="eol_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
loop_width.split.i:5 %axi_data_3_loc_load = load i24 %axi_data_3_loc

]]></Node>
<StgValue><ssdm name="axi_data_3_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
loop_width.split.i:7 %select_ln3150 = select i1 %cmp10301_i, i1 %eol_loc_load, i1 %axi_last_2

]]></Node>
<StgValue><ssdm name="select_ln3150"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_width.split.i:8 %empty_181 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="3" op_6_bw="3" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="24" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
loop_width.split.i:9 %call_ln3150 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol, i24 %axi_data_3_loc_load, i1 %select_ln3150, i1 %eol_loc_load, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc

]]></Node>
<StgValue><ssdm name="call_ln3150"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="1" op_3_bw="1" op_4_bw="24" op_5_bw="3" op_6_bw="3" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="24" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
loop_width.split.i:9 %call_ln3150 = call void @AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol, i24 %axi_data_3_loc_load, i1 %select_ln3150, i1 %eol_loc_load, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %axi_data_2, i1 %axi_last_4_loc

]]></Node>
<StgValue><ssdm name="call_ln3150"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_width.split.i:1 %specloopname_ln3101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln3101"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
loop_width.split.i:10 %axi_last_4_loc_load = load i1 %axi_last_4_loc

]]></Node>
<StgValue><ssdm name="axi_last_4_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
loop_width.split.i:13 %br_ln3101 = br void %loop_width.i

]]></Node>
<StgValue><ssdm name="br_ln3101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
