static void dwmac1000_core_init(struct mac_device_info *hw, int mtu)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 value = readl(ioaddr + GMAC_CONTROL);\r\nvalue |= GMAC_CORE_INIT;\r\nif (mtu > 1500)\r\nvalue |= GMAC_CONTROL_2K;\r\nif (mtu > 2000)\r\nvalue |= GMAC_CONTROL_JE;\r\nif (hw->ps) {\r\nvalue |= GMAC_CONTROL_TE;\r\nvalue &= ~hw->link.speed_mask;\r\nswitch (hw->ps) {\r\ncase SPEED_1000:\r\nvalue |= hw->link.speed1000;\r\nbreak;\r\ncase SPEED_100:\r\nvalue |= hw->link.speed100;\r\nbreak;\r\ncase SPEED_10:\r\nvalue |= hw->link.speed10;\r\nbreak;\r\n}\r\n}\r\nwritel(value, ioaddr + GMAC_CONTROL);\r\nvalue = GMAC_INT_DEFAULT_MASK;\r\nif (hw->pmt)\r\nvalue &= ~GMAC_INT_DISABLE_PMT;\r\nif (hw->pcs)\r\nvalue &= ~GMAC_INT_DISABLE_PCS;\r\nwritel(value, ioaddr + GMAC_INT_MASK);\r\n#ifdef STMMAC_VLAN_TAG_USED\r\nwritel(0x0, ioaddr + GMAC_VLAN_TAG);\r\n#endif\r\n}\r\nstatic int dwmac1000_rx_ipc_enable(struct mac_device_info *hw)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 value = readl(ioaddr + GMAC_CONTROL);\r\nif (hw->rx_csum)\r\nvalue |= GMAC_CONTROL_IPC;\r\nelse\r\nvalue &= ~GMAC_CONTROL_IPC;\r\nwritel(value, ioaddr + GMAC_CONTROL);\r\nvalue = readl(ioaddr + GMAC_CONTROL);\r\nreturn !!(value & GMAC_CONTROL_IPC);\r\n}\r\nstatic void dwmac1000_dump_regs(struct mac_device_info *hw, u32 *reg_space)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nint i;\r\nfor (i = 0; i < 55; i++)\r\nreg_space[i] = readl(ioaddr + i * 4);\r\n}\r\nstatic void dwmac1000_set_umac_addr(struct mac_device_info *hw,\r\nunsigned char *addr,\r\nunsigned int reg_n)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nstmmac_set_mac_addr(ioaddr, addr, GMAC_ADDR_HIGH(reg_n),\r\nGMAC_ADDR_LOW(reg_n));\r\n}\r\nstatic void dwmac1000_get_umac_addr(struct mac_device_info *hw,\r\nunsigned char *addr,\r\nunsigned int reg_n)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nstmmac_get_mac_addr(ioaddr, addr, GMAC_ADDR_HIGH(reg_n),\r\nGMAC_ADDR_LOW(reg_n));\r\n}\r\nstatic void dwmac1000_set_mchash(void __iomem *ioaddr, u32 *mcfilterbits,\r\nint mcbitslog2)\r\n{\r\nint numhashregs, regs;\r\nswitch (mcbitslog2) {\r\ncase 6:\r\nwritel(mcfilterbits[0], ioaddr + GMAC_HASH_LOW);\r\nwritel(mcfilterbits[1], ioaddr + GMAC_HASH_HIGH);\r\nreturn;\r\nbreak;\r\ncase 7:\r\nnumhashregs = 4;\r\nbreak;\r\ncase 8:\r\nnumhashregs = 8;\r\nbreak;\r\ndefault:\r\npr_debug("STMMAC: err in setting multicast filter\n");\r\nreturn;\r\nbreak;\r\n}\r\nfor (regs = 0; regs < numhashregs; regs++)\r\nwritel(mcfilterbits[regs],\r\nioaddr + GMAC_EXTHASH_BASE + regs * 4);\r\n}\r\nstatic void dwmac1000_set_filter(struct mac_device_info *hw,\r\nstruct net_device *dev)\r\n{\r\nvoid __iomem *ioaddr = (void __iomem *)dev->base_addr;\r\nunsigned int value = 0;\r\nunsigned int perfect_addr_number = hw->unicast_filter_entries;\r\nu32 mc_filter[8];\r\nint mcbitslog2 = hw->mcast_bits_log2;\r\npr_debug("%s: # mcasts %d, # unicast %d\n", __func__,\r\nnetdev_mc_count(dev), netdev_uc_count(dev));\r\nmemset(mc_filter, 0, sizeof(mc_filter));\r\nif (dev->flags & IFF_PROMISC) {\r\nvalue = GMAC_FRAME_FILTER_PR;\r\n} else if (dev->flags & IFF_ALLMULTI) {\r\nvalue = GMAC_FRAME_FILTER_PM;\r\n} else if (!netdev_mc_empty(dev)) {\r\nstruct netdev_hw_addr *ha;\r\nvalue = GMAC_FRAME_FILTER_HMC;\r\nnetdev_for_each_mc_addr(ha, dev) {\r\nint bit_nr = bitrev32(~crc32_le(~0, ha->addr,\r\nETH_ALEN)) >>\r\n(32 - mcbitslog2);\r\nmc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);\r\n}\r\n}\r\ndwmac1000_set_mchash(ioaddr, mc_filter, mcbitslog2);\r\nif (netdev_uc_count(dev) > perfect_addr_number)\r\nvalue |= GMAC_FRAME_FILTER_PR;\r\nelse {\r\nint reg = 1;\r\nstruct netdev_hw_addr *ha;\r\nnetdev_for_each_uc_addr(ha, dev) {\r\nstmmac_set_mac_addr(ioaddr, ha->addr,\r\nGMAC_ADDR_HIGH(reg),\r\nGMAC_ADDR_LOW(reg));\r\nreg++;\r\n}\r\n}\r\n#ifdef FRAME_FILTER_DEBUG\r\nvalue |= GMAC_FRAME_FILTER_RA;\r\n#endif\r\nwritel(value, ioaddr + GMAC_FRAME_FILTER);\r\n}\r\nstatic void dwmac1000_flow_ctrl(struct mac_device_info *hw, unsigned int duplex,\r\nunsigned int fc, unsigned int pause_time,\r\nu32 tx_cnt)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nunsigned int flow = GMAC_FLOW_CTRL_UP;\r\npr_debug("GMAC Flow-Control:\n");\r\nif (fc & FLOW_RX) {\r\npr_debug("\tReceive Flow-Control ON\n");\r\nflow |= GMAC_FLOW_CTRL_RFE;\r\n}\r\nif (fc & FLOW_TX) {\r\npr_debug("\tTransmit Flow-Control ON\n");\r\nflow |= GMAC_FLOW_CTRL_TFE;\r\n}\r\nif (duplex) {\r\npr_debug("\tduplex mode: PAUSE %d\n", pause_time);\r\nflow |= (pause_time << GMAC_FLOW_CTRL_PT_SHIFT);\r\n}\r\nwritel(flow, ioaddr + GMAC_FLOW_CTRL);\r\n}\r\nstatic void dwmac1000_pmt(struct mac_device_info *hw, unsigned long mode)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nunsigned int pmt = 0;\r\nif (mode & WAKE_MAGIC) {\r\npr_debug("GMAC: WOL Magic frame\n");\r\npmt |= power_down | magic_pkt_en;\r\n}\r\nif (mode & WAKE_UCAST) {\r\npr_debug("GMAC: WOL on global unicast\n");\r\npmt |= power_down | global_unicast | wake_up_frame_en;\r\n}\r\nwritel(pmt, ioaddr + GMAC_PMT);\r\n}\r\nstatic void dwmac1000_rgsmii(void __iomem *ioaddr, struct stmmac_extra_stats *x)\r\n{\r\nu32 status;\r\nstatus = readl(ioaddr + GMAC_RGSMIIIS);\r\nx->irq_rgmii_n++;\r\nif (status & GMAC_RGSMIIIS_LNKSTS) {\r\nint speed_value;\r\nx->pcs_link = 1;\r\nspeed_value = ((status & GMAC_RGSMIIIS_SPEED) >>\r\nGMAC_RGSMIIIS_SPEED_SHIFT);\r\nif (speed_value == GMAC_RGSMIIIS_SPEED_125)\r\nx->pcs_speed = SPEED_1000;\r\nelse if (speed_value == GMAC_RGSMIIIS_SPEED_25)\r\nx->pcs_speed = SPEED_100;\r\nelse\r\nx->pcs_speed = SPEED_10;\r\nx->pcs_duplex = (status & GMAC_RGSMIIIS_LNKMOD_MASK);\r\npr_info("Link is Up - %d/%s\n", (int)x->pcs_speed,\r\nx->pcs_duplex ? "Full" : "Half");\r\n} else {\r\nx->pcs_link = 0;\r\npr_info("Link is Down\n");\r\n}\r\n}\r\nstatic int dwmac1000_irq_status(struct mac_device_info *hw,\r\nstruct stmmac_extra_stats *x)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 intr_status = readl(ioaddr + GMAC_INT_STATUS);\r\nu32 intr_mask = readl(ioaddr + GMAC_INT_MASK);\r\nint ret = 0;\r\nintr_status &= ~intr_mask;\r\nif ((intr_status & GMAC_INT_STATUS_MMCTIS))\r\nx->mmc_tx_irq_n++;\r\nif (unlikely(intr_status & GMAC_INT_STATUS_MMCRIS))\r\nx->mmc_rx_irq_n++;\r\nif (unlikely(intr_status & GMAC_INT_STATUS_MMCCSUM))\r\nx->mmc_rx_csum_offload_irq_n++;\r\nif (unlikely(intr_status & GMAC_INT_DISABLE_PMT)) {\r\nreadl(ioaddr + GMAC_PMT);\r\nx->irq_receive_pmt_irq_n++;\r\n}\r\nif (intr_status & GMAC_INT_STATUS_LPIIS) {\r\nret = readl(ioaddr + LPI_CTRL_STATUS);\r\nif (ret & LPI_CTRL_STATUS_TLPIEN)\r\nx->irq_tx_path_in_lpi_mode_n++;\r\nif (ret & LPI_CTRL_STATUS_TLPIEX)\r\nx->irq_tx_path_exit_lpi_mode_n++;\r\nif (ret & LPI_CTRL_STATUS_RLPIEN)\r\nx->irq_rx_path_in_lpi_mode_n++;\r\nif (ret & LPI_CTRL_STATUS_RLPIEX)\r\nx->irq_rx_path_exit_lpi_mode_n++;\r\n}\r\ndwmac_pcs_isr(ioaddr, GMAC_PCS_BASE, intr_status, x);\r\nif (intr_status & PCS_RGSMIIIS_IRQ)\r\ndwmac1000_rgsmii(ioaddr, x);\r\nreturn ret;\r\n}\r\nstatic void dwmac1000_set_eee_mode(struct mac_device_info *hw,\r\nbool en_tx_lpi_clockgating)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 value;\r\nvalue = readl(ioaddr + LPI_CTRL_STATUS);\r\nvalue |= LPI_CTRL_STATUS_LPIEN | LPI_CTRL_STATUS_LPITXA;\r\nwritel(value, ioaddr + LPI_CTRL_STATUS);\r\n}\r\nstatic void dwmac1000_reset_eee_mode(struct mac_device_info *hw)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 value;\r\nvalue = readl(ioaddr + LPI_CTRL_STATUS);\r\nvalue &= ~(LPI_CTRL_STATUS_LPIEN | LPI_CTRL_STATUS_LPITXA);\r\nwritel(value, ioaddr + LPI_CTRL_STATUS);\r\n}\r\nstatic void dwmac1000_set_eee_pls(struct mac_device_info *hw, int link)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nu32 value;\r\nvalue = readl(ioaddr + LPI_CTRL_STATUS);\r\nif (link)\r\nvalue |= LPI_CTRL_STATUS_PLS;\r\nelse\r\nvalue &= ~LPI_CTRL_STATUS_PLS;\r\nwritel(value, ioaddr + LPI_CTRL_STATUS);\r\n}\r\nstatic void dwmac1000_set_eee_timer(struct mac_device_info *hw, int ls, int tw)\r\n{\r\nvoid __iomem *ioaddr = hw->pcsr;\r\nint value = ((tw & 0xffff)) | ((ls & 0x7ff) << 16);\r\nwritel(value, ioaddr + LPI_TIMER_CTRL);\r\n}\r\nstatic void dwmac1000_ctrl_ane(void __iomem *ioaddr, bool ane, bool srgmi_ral,\r\nbool loopback)\r\n{\r\ndwmac_ctrl_ane(ioaddr, GMAC_PCS_BASE, ane, srgmi_ral, loopback);\r\n}\r\nstatic void dwmac1000_rane(void __iomem *ioaddr, bool restart)\r\n{\r\ndwmac_rane(ioaddr, GMAC_PCS_BASE, restart);\r\n}\r\nstatic void dwmac1000_get_adv_lp(void __iomem *ioaddr, struct rgmii_adv *adv)\r\n{\r\ndwmac_get_adv_lp(ioaddr, GMAC_PCS_BASE, adv);\r\n}\r\nstatic void dwmac1000_debug(void __iomem *ioaddr, struct stmmac_extra_stats *x,\r\nu32 rx_queues, u32 tx_queues)\r\n{\r\nu32 value = readl(ioaddr + GMAC_DEBUG);\r\nif (value & GMAC_DEBUG_TXSTSFSTS)\r\nx->mtl_tx_status_fifo_full++;\r\nif (value & GMAC_DEBUG_TXFSTS)\r\nx->mtl_tx_fifo_not_empty++;\r\nif (value & GMAC_DEBUG_TWCSTS)\r\nx->mmtl_fifo_ctrl++;\r\nif (value & GMAC_DEBUG_TRCSTS_MASK) {\r\nu32 trcsts = (value & GMAC_DEBUG_TRCSTS_MASK)\r\n>> GMAC_DEBUG_TRCSTS_SHIFT;\r\nif (trcsts == GMAC_DEBUG_TRCSTS_WRITE)\r\nx->mtl_tx_fifo_read_ctrl_write++;\r\nelse if (trcsts == GMAC_DEBUG_TRCSTS_TXW)\r\nx->mtl_tx_fifo_read_ctrl_wait++;\r\nelse if (trcsts == GMAC_DEBUG_TRCSTS_READ)\r\nx->mtl_tx_fifo_read_ctrl_read++;\r\nelse\r\nx->mtl_tx_fifo_read_ctrl_idle++;\r\n}\r\nif (value & GMAC_DEBUG_TXPAUSED)\r\nx->mac_tx_in_pause++;\r\nif (value & GMAC_DEBUG_TFCSTS_MASK) {\r\nu32 tfcsts = (value & GMAC_DEBUG_TFCSTS_MASK)\r\n>> GMAC_DEBUG_TFCSTS_SHIFT;\r\nif (tfcsts == GMAC_DEBUG_TFCSTS_XFER)\r\nx->mac_tx_frame_ctrl_xfer++;\r\nelse if (tfcsts == GMAC_DEBUG_TFCSTS_GEN_PAUSE)\r\nx->mac_tx_frame_ctrl_pause++;\r\nelse if (tfcsts == GMAC_DEBUG_TFCSTS_WAIT)\r\nx->mac_tx_frame_ctrl_wait++;\r\nelse\r\nx->mac_tx_frame_ctrl_idle++;\r\n}\r\nif (value & GMAC_DEBUG_TPESTS)\r\nx->mac_gmii_tx_proto_engine++;\r\nif (value & GMAC_DEBUG_RXFSTS_MASK) {\r\nu32 rxfsts = (value & GMAC_DEBUG_RXFSTS_MASK)\r\n>> GMAC_DEBUG_RRCSTS_SHIFT;\r\nif (rxfsts == GMAC_DEBUG_RXFSTS_FULL)\r\nx->mtl_rx_fifo_fill_level_full++;\r\nelse if (rxfsts == GMAC_DEBUG_RXFSTS_AT)\r\nx->mtl_rx_fifo_fill_above_thresh++;\r\nelse if (rxfsts == GMAC_DEBUG_RXFSTS_BT)\r\nx->mtl_rx_fifo_fill_below_thresh++;\r\nelse\r\nx->mtl_rx_fifo_fill_level_empty++;\r\n}\r\nif (value & GMAC_DEBUG_RRCSTS_MASK) {\r\nu32 rrcsts = (value & GMAC_DEBUG_RRCSTS_MASK) >>\r\nGMAC_DEBUG_RRCSTS_SHIFT;\r\nif (rrcsts == GMAC_DEBUG_RRCSTS_FLUSH)\r\nx->mtl_rx_fifo_read_ctrl_flush++;\r\nelse if (rrcsts == GMAC_DEBUG_RRCSTS_RSTAT)\r\nx->mtl_rx_fifo_read_ctrl_read_data++;\r\nelse if (rrcsts == GMAC_DEBUG_RRCSTS_RDATA)\r\nx->mtl_rx_fifo_read_ctrl_status++;\r\nelse\r\nx->mtl_rx_fifo_read_ctrl_idle++;\r\n}\r\nif (value & GMAC_DEBUG_RWCSTS)\r\nx->mtl_rx_fifo_ctrl_active++;\r\nif (value & GMAC_DEBUG_RFCFCSTS_MASK)\r\nx->mac_rx_frame_ctrl_fifo = (value & GMAC_DEBUG_RFCFCSTS_MASK)\r\n>> GMAC_DEBUG_RFCFCSTS_SHIFT;\r\nif (value & GMAC_DEBUG_RPESTS)\r\nx->mac_gmii_rx_proto_engine++;\r\n}\r\nstruct mac_device_info *dwmac1000_setup(void __iomem *ioaddr, int mcbins,\r\nint perfect_uc_entries,\r\nint *synopsys_id)\r\n{\r\nstruct mac_device_info *mac;\r\nu32 hwid = readl(ioaddr + GMAC_VERSION);\r\nmac = kzalloc(sizeof(const struct mac_device_info), GFP_KERNEL);\r\nif (!mac)\r\nreturn NULL;\r\nmac->pcsr = ioaddr;\r\nmac->multicast_filter_bins = mcbins;\r\nmac->unicast_filter_entries = perfect_uc_entries;\r\nmac->mcast_bits_log2 = 0;\r\nif (mac->multicast_filter_bins)\r\nmac->mcast_bits_log2 = ilog2(mac->multicast_filter_bins);\r\nmac->mac = &dwmac1000_ops;\r\nmac->dma = &dwmac1000_dma_ops;\r\nmac->link.duplex = GMAC_CONTROL_DM;\r\nmac->link.speed10 = GMAC_CONTROL_PS;\r\nmac->link.speed100 = GMAC_CONTROL_PS | GMAC_CONTROL_FES;\r\nmac->link.speed1000 = 0;\r\nmac->link.speed_mask = GMAC_CONTROL_PS | GMAC_CONTROL_FES;\r\nmac->mii.addr = GMAC_MII_ADDR;\r\nmac->mii.data = GMAC_MII_DATA;\r\nmac->mii.addr_shift = 11;\r\nmac->mii.addr_mask = 0x0000F800;\r\nmac->mii.reg_shift = 6;\r\nmac->mii.reg_mask = 0x000007C0;\r\nmac->mii.clk_csr_shift = 2;\r\nmac->mii.clk_csr_mask = GENMASK(5, 2);\r\n*synopsys_id = stmmac_get_synopsys_id(hwid);\r\nreturn mac;\r\n}
