
AmbientColor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009bc  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  000009bc  00000a30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000269  00800070  000009cc  00000a40  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  00000a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000373  00000000  00000000  00000b00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000db2  00000000  00000000  00000e73  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000689  00000000  00000000  00001c25  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c77  00000000  00000000  000022ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001d0  00000000  00000000  00002f28  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000447  00000000  00000000  000030f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000050c  00000000  00000000  0000353f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00003a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 41 00 	jmp	0x82	; 0x82 <__ctors_end>
   4:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
   8:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
   c:	0c 94 69 03 	jmp	0x6d2	; 0x6d2 <__vector_3>
  10:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  14:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  18:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  1c:	0c 94 96 00 	jmp	0x12c	; 0x12c <__vector_7>
  20:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  24:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  28:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  2c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  30:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  34:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  38:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  3c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  40:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  44:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  48:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  4c:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>
  50:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__bad_interrupt>

00000054 <enc28j60_config>:
  54:	04 00 05 1a 06 ff 07 1f 08 00 09 00 0a ff 0b 19     ................
  64:	38 00 c1 00 c0 0d c2 32 ca ee cb 05 c4 12 c6 12     8......2........
  74:	c7 0c e4 00 e5 22 e2 f9 e3 01 e0 1e e1 3b           .....".......;

00000082 <__ctors_end>:
  82:	11 24       	eor	r1, r1
  84:	1f be       	out	0x3f, r1	; 63
  86:	cf e5       	ldi	r28, 0x5F	; 95
  88:	d8 e0       	ldi	r29, 0x08	; 8
  8a:	de bf       	out	0x3e, r29	; 62
  8c:	cd bf       	out	0x3d, r28	; 61

0000008e <__do_copy_data>:
  8e:	10 e0       	ldi	r17, 0x00	; 0
  90:	a0 e6       	ldi	r26, 0x60	; 96
  92:	b0 e0       	ldi	r27, 0x00	; 0
  94:	ec eb       	ldi	r30, 0xBC	; 188
  96:	f9 e0       	ldi	r31, 0x09	; 9
  98:	02 c0       	rjmp	.+4      	; 0x9e <.do_copy_data_start>

0000009a <.do_copy_data_loop>:
  9a:	05 90       	lpm	r0, Z+
  9c:	0d 92       	st	X+, r0

0000009e <.do_copy_data_start>:
  9e:	a0 37       	cpi	r26, 0x70	; 112
  a0:	b1 07       	cpc	r27, r17
  a2:	d9 f7       	brne	.-10     	; 0x9a <.do_copy_data_loop>

000000a4 <__do_clear_bss>:
  a4:	12 e0       	ldi	r17, 0x02	; 2
  a6:	a0 e7       	ldi	r26, 0x70	; 112
  a8:	b0 e0       	ldi	r27, 0x00	; 0
  aa:	01 c0       	rjmp	.+2      	; 0xae <.do_clear_bss_start>

000000ac <.do_clear_bss_loop>:
  ac:	1d 92       	st	X+, r1

000000ae <.do_clear_bss_start>:
  ae:	a9 3d       	cpi	r26, 0xD9	; 217
  b0:	b1 07       	cpc	r27, r17
  b2:	e1 f7       	brne	.-8      	; 0xac <.do_clear_bss_loop>
  b4:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
  b8:	0c 94 dc 04 	jmp	0x9b8	; 0x9b8 <_exit>

000000bc <__bad_interrupt>:
  bc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c0 <Initialize>:

/******************************************************************************
 * Inialize hardware
 ******************************************************************************/
 void Initialize()
 {
  c0:	0e 94 71 00 	call	0xe2	; 0xe2 <InitializeTimer>
  /* Initialize timer and network
   */
   InitializeTimer();
	InitializeNetwork();
  c4:	0e 94 ab 03 	call	0x756	; 0x756 <InitializeNetwork>

  /* Enables interrupts
   */	
	ETH_INT_ENABLE;
  c8:	8b b7       	in	r24, 0x3b	; 59
  ca:	80 62       	ori	r24, 0x20	; 32
  cc:	8b bf       	out	0x3b, r24	; 59
   TIMER1_COMPA_INT_ENABLE;
  ce:	89 b7       	in	r24, 0x39	; 57
  d0:	80 61       	ori	r24, 0x10	; 16
  d2:	89 bf       	out	0x39, r24	; 57
	sei(); 
  d4:	78 94       	sei
 }
  d6:	08 95       	ret

000000d8 <main>:

/******************************************************************************
 * Main loop
 ******************************************************************************/
 int main(void)
 {  
  d8:	0e 94 60 00 	call	0xc0	; 0xc0 <Initialize>

  /* Main loop: handles incoming ethernet frames
   */
	while(1)
	{
		HandleNetworkData();
  dc:	0e 94 80 03 	call	0x700	; 0x700 <HandleNetworkData>
  e0:	fd cf       	rjmp	.-6      	; 0xdc <main+0x4>

000000e2 <InitializeTimer>:
 *
 * -> Generate an interrupt with 31.25 kHz
 *
 ******************************************************************************/
 void InitializeTimer (void)
 {
  e2:	1d bc       	out	0x2d, r1	; 45
  e4:	1c bc       	out	0x2c, r1	; 44

  /* Initialize counting register and pwm index
   */
	TCNT1 = 0;
   pwm = 0;
  e6:	10 92 73 00 	sts	0x0073, r1
/******************************************************************************
 * SetColors
 ******************************************************************************/
 void SetColors( unsigned char r, unsigned char g, unsigned char b)
 {
    TIMER1_COMPA_INT_DISABLE;
  ea:	89 b7       	in	r24, 0x39	; 57
  ec:	8f 7e       	andi	r24, 0xEF	; 239
  ee:	89 bf       	out	0x39, r24	; 57

    red   = r;
  f0:	10 92 72 00 	sts	0x0072, r1
    green = g;
  f4:	10 92 71 00 	sts	0x0071, r1
    blue  = b;
  f8:	10 92 70 00 	sts	0x0070, r1

    TIMER1_COMPA_INT_ENABLE;
  fc:	89 b7       	in	r24, 0x39	; 57
  fe:	80 61       	ori	r24, 0x10	; 16
 100:	89 bf       	out	0x39, r24	; 57
   pwm = 0;
   SetColors(0,0,0);

  /* With 16 MHz cpu clock set the prescaler to 8 and start the timer
   */
   TCCR1B |= (1<<WGM12) | (0<<CS12 | 1<<CS11 | 0<<CS10);
 102:	8e b5       	in	r24, 0x2e	; 46
 104:	8a 60       	ori	r24, 0x0A	; 10
 106:	8e bd       	out	0x2e, r24	; 46

  /* Set compare register to 64
   */
	OCR1A = 64;
 108:	80 e4       	ldi	r24, 0x40	; 64
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	9b bd       	out	0x2b, r25	; 43
 10e:	8a bd       	out	0x2a, r24	; 42

 };
 110:	08 95       	ret

00000112 <SetColors>:

/******************************************************************************
 * SetColors
 ******************************************************************************/
 void SetColors( unsigned char r, unsigned char g, unsigned char b)
 {
 112:	99 b7       	in	r25, 0x39	; 57
 114:	9f 7e       	andi	r25, 0xEF	; 239
 116:	99 bf       	out	0x39, r25	; 57
    TIMER1_COMPA_INT_DISABLE;

    red   = r;
 118:	80 93 72 00 	sts	0x0072, r24
    green = g;
 11c:	60 93 71 00 	sts	0x0071, r22
    blue  = b;
 120:	40 93 70 00 	sts	0x0070, r20

    TIMER1_COMPA_INT_ENABLE;
 124:	89 b7       	in	r24, 0x39	; 57
 126:	80 61       	ori	r24, 0x10	; 16
 128:	89 bf       	out	0x39, r24	; 57
 }
 12a:	08 95       	ret

0000012c <__vector_7>:

/******************************************************************************
 * ISR for Timer 1 / Compare match A 
 ******************************************************************************/
 ISR (TIMER1_COMPA_vect)
 {
 12c:	1f 92       	push	r1
 12e:	0f 92       	push	r0
 130:	0f b6       	in	r0, 0x3f	; 63
 132:	0f 92       	push	r0
 134:	11 24       	eor	r1, r1
 136:	2f 93       	push	r18
 138:	3f 93       	push	r19
 13a:	4f 93       	push	r20
 13c:	5f 93       	push	r21
 13e:	6f 93       	push	r22
 140:	7f 93       	push	r23
 142:	8f 93       	push	r24
 144:	9f 93       	push	r25
 146:	af 93       	push	r26
 148:	bf 93       	push	r27
 14a:	ef 93       	push	r30
 14c:	ff 93       	push	r31
    TIMER1_COMPA_INT_DISABLE;
 14e:	89 b7       	in	r24, 0x39	; 57
 150:	8f 7e       	andi	r24, 0xEF	; 239
 152:	89 bf       	out	0x39, r24	; 57

    if ( ++pwm == 0 )
 154:	80 91 73 00 	lds	r24, 0x0073
 158:	8f 5f       	subi	r24, 0xFF	; 255
 15a:	80 93 73 00 	sts	0x0073, r24
 15e:	80 91 73 00 	lds	r24, 0x0073
 162:	88 23       	and	r24, r24
 164:	c1 f4       	brne	.+48     	; 0x196 <__vector_7+0x6a>
    {
       if ( red > 0 )
 166:	80 91 72 00 	lds	r24, 0x0072
 16a:	88 23       	and	r24, r24
 16c:	21 f0       	breq	.+8      	; 0x176 <__vector_7+0x4a>
       {
           LED_On ( RED   );
 16e:	84 e0       	ldi	r24, 0x04	; 4
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	0e 94 4c 03 	call	0x698	; 0x698 <LED_On>
       }
       
       if ( green > 0 )
 176:	80 91 71 00 	lds	r24, 0x0071
 17a:	88 23       	and	r24, r24
 17c:	21 f0       	breq	.+8      	; 0x186 <__vector_7+0x5a>
       {
           LED_On ( GREEN );  
 17e:	85 e0       	ldi	r24, 0x05	; 5
 180:	90 e0       	ldi	r25, 0x00	; 0
 182:	0e 94 4c 03 	call	0x698	; 0x698 <LED_On>
       }
       
       if ( blue > 0)
 186:	80 91 70 00 	lds	r24, 0x0070
 18a:	88 23       	and	r24, r24
 18c:	21 f0       	breq	.+8      	; 0x196 <__vector_7+0x6a>
       {
           LED_On ( BLUE );
 18e:	86 e0       	ldi	r24, 0x06	; 6
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	0e 94 4c 03 	call	0x698	; 0x698 <LED_On>
       }
    }

   /* Pulse width modulation of LEDs
    */
    if ( pwm > red  )
 196:	90 91 73 00 	lds	r25, 0x0073
 19a:	80 91 72 00 	lds	r24, 0x0072
 19e:	89 17       	cp	r24, r25
 1a0:	20 f4       	brcc	.+8      	; 0x1aa <__vector_7+0x7e>
    {
       LED_Off( RED );
 1a2:	84 e0       	ldi	r24, 0x04	; 4
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <LED_Off>
    }
        
    if ( pwm > green )
 1aa:	90 91 73 00 	lds	r25, 0x0073
 1ae:	80 91 71 00 	lds	r24, 0x0071
 1b2:	89 17       	cp	r24, r25
 1b4:	20 f4       	brcc	.+8      	; 0x1be <__vector_7+0x92>
    {
       LED_Off ( GREEN );
 1b6:	85 e0       	ldi	r24, 0x05	; 5
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <LED_Off>
    }

    if ( pwm > blue )
 1be:	90 91 73 00 	lds	r25, 0x0073
 1c2:	80 91 70 00 	lds	r24, 0x0070
 1c6:	89 17       	cp	r24, r25
 1c8:	20 f4       	brcc	.+8      	; 0x1d2 <__vector_7+0xa6>
    {
       LED_Off ( BLUE );
 1ca:	86 e0       	ldi	r24, 0x06	; 6
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <LED_Off>
    }

    TIMER1_COMPA_INT_ENABLE;
 1d2:	89 b7       	in	r24, 0x39	; 57
 1d4:	80 61       	ori	r24, 0x10	; 16
 1d6:	89 bf       	out	0x39, r24	; 57


 }
 1d8:	ff 91       	pop	r31
 1da:	ef 91       	pop	r30
 1dc:	bf 91       	pop	r27
 1de:	af 91       	pop	r26
 1e0:	9f 91       	pop	r25
 1e2:	8f 91       	pop	r24
 1e4:	7f 91       	pop	r23
 1e6:	6f 91       	pop	r22
 1e8:	5f 91       	pop	r21
 1ea:	4f 91       	pop	r20
 1ec:	3f 91       	pop	r19
 1ee:	2f 91       	pop	r18
 1f0:	0f 90       	pop	r0
 1f2:	0f be       	out	0x3f, r0	; 63
 1f4:	0f 90       	pop	r0
 1f6:	1f 90       	pop	r1
 1f8:	18 95       	reti

000001fa <enc28j60_read_buffer>:
	while(enc28j60_read_address(ENC28J60_REG_MISTAT) & (1<<ENC28J60_BIT_MISTAT_BUSY)){}
}

//read enc28j60 buffer
void enc28j60_read_buffer(unsigned char *buffer, unsigned int len)
{
 1fa:	fc 01       	movw	r30, r24
	//select enc28j60
	ENC28J60_CS_LO();
 1fc:	c4 98       	cbi	0x18, 4	; 24

	//send read cmd & wait for finish:
	SPDR = ENC28J60_OP_READ_BUF_MEM;
 1fe:	8a e3       	ldi	r24, 0x3A	; 58
 200:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 202:	77 9b       	sbis	0x0e, 7	; 14
 204:	fe cf       	rjmp	.-4      	; 0x202 <enc28j60_read_buffer+0x8>
 206:	07 c0       	rjmp	.+14     	; 0x216 <enc28j60_read_buffer+0x1c>

	//read data & store in buffer:
	while(len--){
		//send dummy byte & read data
		SPDR = 0x00;
 208:	1f b8       	out	0x0f, r1	; 15
		while(!(SPSR & (1<<SPIF)));
 20a:	77 9b       	sbis	0x0e, 7	; 14
 20c:	fe cf       	rjmp	.-4      	; 0x20a <enc28j60_read_buffer+0x10>
		*buffer++ = SPDR;
 20e:	8f b1       	in	r24, 0x0f	; 15
 210:	81 93       	st	Z+, r24
 212:	61 50       	subi	r22, 0x01	; 1
 214:	70 40       	sbci	r23, 0x00	; 0
	//send read cmd & wait for finish:
	SPDR = ENC28J60_OP_READ_BUF_MEM;
	while(!(SPSR & (1<<SPIF)));

	//read data & store in buffer:
	while(len--){
 216:	61 15       	cp	r22, r1
 218:	71 05       	cpc	r23, r1
 21a:	b1 f7       	brne	.-20     	; 0x208 <enc28j60_read_buffer+0xe>
		while(!(SPSR & (1<<SPIF)));
		*buffer++ = SPDR;
	}

	//deselect enc28j60
	ENC28J60_CS_HI();
 21c:	c4 9a       	sbi	0x18, 4	; 24
}
 21e:	08 95       	ret

00000220 <enc28j60_write_buffer>:

//write enc28j60 buffer
void enc28j60_write_buffer(unsigned char *buffer, unsigned int len)
{
 220:	fc 01       	movw	r30, r24
	//select enc28j60
	ENC28J60_CS_LO();
 222:	c4 98       	cbi	0x18, 4	; 24

	//send write cmd & wait for finish:
	SPDR = ENC28J60_OP_WRITE_BUF_MEM;
 224:	8a e7       	ldi	r24, 0x7A	; 122
 226:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 228:	77 9b       	sbis	0x0e, 7	; 14
 22a:	fe cf       	rjmp	.-4      	; 0x228 <enc28j60_write_buffer+0x8>

	do{
		//send data
		SPDR = *buffer++;
 22c:	81 91       	ld	r24, Z+
 22e:	8f b9       	out	0x0f, r24	; 15
		len--;
 230:	61 50       	subi	r22, 0x01	; 1
 232:	70 40       	sbci	r23, 0x00	; 0
		while(!(SPSR & (1<<SPIF)));
 234:	77 9b       	sbis	0x0e, 7	; 14
 236:	fe cf       	rjmp	.-4      	; 0x234 <enc28j60_write_buffer+0x14>
	}while(len);
 238:	61 15       	cp	r22, r1
 23a:	71 05       	cpc	r23, r1
 23c:	b9 f7       	brne	.-18     	; 0x22c <enc28j60_write_buffer+0xc>


	//deselect enc28j60
	ENC28J60_CS_HI();
 23e:	c4 9a       	sbi	0x18, 4	; 24
}
 240:	08 95       	ret

00000242 <enc28j60_write_address>:
	return enc28j60_spi_read_byte(ENC28J60_OP_READ_CTRL_REG, address);
}

//write address
void enc28j60_write_address(unsigned char address, unsigned char data)
{
 242:	28 2f       	mov	r18, r24
 244:	2f 71       	andi	r18, 0x1F	; 31
	//select bank:
	register unsigned char enc28j60_new_bank=address & 0x60,addr_masked=address&0x1f;
	if((addr_masked < 0x1b) && (enc28j60_new_bank != enc28j60_current_bank)){ //Registers 0x1b..0x1f appear in every page, so switching is not necessary
 246:	2b 31       	cpi	r18, 0x1B	; 27
 248:	f0 f4       	brcc	.+60     	; 0x286 <enc28j60_write_address+0x44>

//write address
void enc28j60_write_address(unsigned char address, unsigned char data)
{
	//select bank:
	register unsigned char enc28j60_new_bank=address & 0x60,addr_masked=address&0x1f;
 24a:	98 2f       	mov	r25, r24
 24c:	90 76       	andi	r25, 0x60	; 96
	if((addr_masked < 0x1b) && (enc28j60_new_bank != enc28j60_current_bank)){ //Registers 0x1b..0x1f appear in every page, so switching is not necessary
 24e:	80 91 7b 00 	lds	r24, 0x007B
 252:	98 17       	cp	r25, r24
 254:	c1 f0       	breq	.+48     	; 0x286 <enc28j60_write_address+0x44>
		enc28j60_current_bank = enc28j60_new_bank;
 256:	90 93 7b 00 	sts	0x007B, r25

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 25a:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 25c:	8f eb       	ldi	r24, 0xBF	; 191
 25e:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 260:	77 9b       	sbis	0x0e, 7	; 14
 262:	fe cf       	rjmp	.-4      	; 0x260 <enc28j60_write_address+0x1e>

	SPDR = lo; //shift lo data out
 264:	83 e0       	ldi	r24, 0x03	; 3
 266:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 268:	77 9b       	sbis	0x0e, 7	; 14
 26a:	fe cf       	rjmp	.-4      	; 0x268 <enc28j60_write_address+0x26>

	ENC28J60_CS_HI(); //deselect enc28j60
 26c:	c4 9a       	sbi	0x18, 4	; 24

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 26e:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 270:	8f e9       	ldi	r24, 0x9F	; 159
 272:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 274:	77 9b       	sbis	0x0e, 7	; 14
 276:	fe cf       	rjmp	.-4      	; 0x274 <enc28j60_write_address+0x32>
		enc28j60_current_bank = enc28j60_new_bank;

		//clear bank sel bits:  //BF 03
		enc28j60_spi_write_word((ENC28J60_OP_BFC | ENC28J60_REG_ECON1),((1<<ENC28J60_BIT_ECON1_BSEL0) | (1<<ENC28J60_BIT_ECON1_BSEL1))); 
		//setup bank selection bits: //e.g. 9F 00  for Bank 0
		enc28j60_spi_write_word((ENC28J60_OP_BFS | ENC28J60_REG_ECON1),enc28j60_new_bank>>5);
 278:	92 95       	swap	r25
 27a:	96 95       	lsr	r25
 27c:	97 70       	andi	r25, 0x07	; 7

	ENC28J60_CS_LO(); //select enc28j60
	SPDR = hi; //shift hi data out
	while(!(SPSR & (1<<SPIF))); //wait for completion

	SPDR = lo; //shift lo data out
 27e:	9f b9       	out	0x0f, r25	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 280:	77 9b       	sbis	0x0e, 7	; 14
 282:	fe cf       	rjmp	.-4      	; 0x280 <enc28j60_write_address+0x3e>

	ENC28J60_CS_HI(); //deselect enc28j60
 284:	c4 9a       	sbi	0x18, 4	; 24
		enc28j60_spi_write_word((ENC28J60_OP_BFC | ENC28J60_REG_ECON1),((1<<ENC28J60_BIT_ECON1_BSEL0) | (1<<ENC28J60_BIT_ECON1_BSEL1))); 
		//setup bank selection bits: //e.g. 9F 00  for Bank 0
		enc28j60_spi_write_word((ENC28J60_OP_BFS | ENC28J60_REG_ECON1),enc28j60_new_bank>>5);
	}
	//and write data
	enc28j60_spi_write_word((ENC28J60_OP_WRITE_CTRL_REG | addr_masked), data);
 286:	20 64       	ori	r18, 0x40	; 64

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 288:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 28a:	2f b9       	out	0x0f, r18	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 28c:	77 9b       	sbis	0x0e, 7	; 14
 28e:	fe cf       	rjmp	.-4      	; 0x28c <enc28j60_write_address+0x4a>

	SPDR = lo; //shift lo data out
 290:	6f b9       	out	0x0f, r22	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 292:	77 9b       	sbis	0x0e, 7	; 14
 294:	fe cf       	rjmp	.-4      	; 0x292 <enc28j60_write_address+0x50>

	ENC28J60_CS_HI(); //deselect enc28j60
 296:	c4 9a       	sbi	0x18, 4	; 24
		//setup bank selection bits: //e.g. 9F 00  for Bank 0
		enc28j60_spi_write_word((ENC28J60_OP_BFS | ENC28J60_REG_ECON1),enc28j60_new_bank>>5);
	}
	//and write data
	enc28j60_spi_write_word((ENC28J60_OP_WRITE_CTRL_REG | addr_masked), data);
}
 298:	08 95       	ret

0000029a <enc28j60_spi_read_byte>:


//read a byte (adds a extra dummy read if (address&0x80)
unsigned char enc28j60_spi_read_byte(unsigned char op, unsigned char address)
{
 29a:	c4 98       	cbi	0x18, 4	; 24
	unsigned char res;

	ENC28J60_CS_LO(); //select enc28j60

	SPDR = op | (address & 0x1F); //start read cmd
 29c:	96 2f       	mov	r25, r22
 29e:	9f 71       	andi	r25, 0x1F	; 31
 2a0:	98 2b       	or	r25, r24
 2a2:	9f b9       	out	0x0f, r25	; 15

	while(!(SPSR & (1<<SPIF))); //wait for completion
 2a4:	77 9b       	sbis	0x0e, 7	; 14
 2a6:	fe cf       	rjmp	.-4      	; 0x2a4 <enc28j60_spi_read_byte+0xa>

	SPDR = 0x00; //send dummy data (read)
 2a8:	1f b8       	out	0x0f, r1	; 15

	while(!(SPSR & (1<<SPIF))); //wait for completion
 2aa:	77 9b       	sbis	0x0e, 7	; 14
 2ac:	fe cf       	rjmp	.-4      	; 0x2aa <enc28j60_spi_read_byte+0x10>

	//if we read MAC* or MI* registers we need to add an dummy read here !
	if(address & 0x80){  //use bit7 of address for this
 2ae:	67 ff       	sbrs	r22, 7
 2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <enc28j60_spi_read_byte+0x1e>
		SPDR = 0x00;
 2b2:	1f b8       	out	0x0f, r1	; 15
		while(!((SPSR) & (1<<SPIF)));
 2b4:	77 9b       	sbis	0x0e, 7	; 14
 2b6:	fe cf       	rjmp	.-4      	; 0x2b4 <enc28j60_spi_read_byte+0x1a>
	}

	res = SPDR; //read data
 2b8:	8f b1       	in	r24, 0x0f	; 15

	ENC28J60_CS_HI();//deselect enc28j60
 2ba:	c4 9a       	sbi	0x18, 4	; 24

	return res;
}
 2bc:	08 95       	ret

000002be <enc28j60_read_address>:
	ENC28J60_CS_HI();
}

//read address
unsigned char enc28j60_read_address(unsigned char address)
{
 2be:	68 2f       	mov	r22, r24
	//hier Vereinfachung, da die Register 1b..1f in allen Bänken erreichbar sind, braucht die Bank nicht umgeschaltet werden
	//do it easy: for registers 1b..1f it is not necessary to change bank as they are available in all banks
	register unsigned char enc28j60_new_bank=address & 0x60;
	if(((address&0x1f)<0x1b) && (enc28j60_new_bank != enc28j60_current_bank)){ //Regs 0x1b..0x1f appear in every page, so switching is not necessary
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	8f 71       	andi	r24, 0x1F	; 31
 2c4:	90 70       	andi	r25, 0x00	; 0
 2c6:	4b 97       	sbiw	r24, 0x1b	; 27
 2c8:	f4 f4       	brge	.+60     	; 0x306 <enc28j60_read_address+0x48>
//read address
unsigned char enc28j60_read_address(unsigned char address)
{
	//hier Vereinfachung, da die Register 1b..1f in allen Bänken erreichbar sind, braucht die Bank nicht umgeschaltet werden
	//do it easy: for registers 1b..1f it is not necessary to change bank as they are available in all banks
	register unsigned char enc28j60_new_bank=address & 0x60;
 2ca:	96 2f       	mov	r25, r22
 2cc:	90 76       	andi	r25, 0x60	; 96
	if(((address&0x1f)<0x1b) && (enc28j60_new_bank != enc28j60_current_bank)){ //Regs 0x1b..0x1f appear in every page, so switching is not necessary
 2ce:	80 91 7b 00 	lds	r24, 0x007B
 2d2:	98 17       	cp	r25, r24
 2d4:	c1 f0       	breq	.+48     	; 0x306 <enc28j60_read_address+0x48>
		enc28j60_current_bank = enc28j60_new_bank;
 2d6:	90 93 7b 00 	sts	0x007B, r25

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 2da:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 2dc:	8f eb       	ldi	r24, 0xBF	; 191
 2de:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 2e0:	77 9b       	sbis	0x0e, 7	; 14
 2e2:	fe cf       	rjmp	.-4      	; 0x2e0 <enc28j60_read_address+0x22>

	SPDR = lo; //shift lo data out
 2e4:	83 e0       	ldi	r24, 0x03	; 3
 2e6:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 2e8:	77 9b       	sbis	0x0e, 7	; 14
 2ea:	fe cf       	rjmp	.-4      	; 0x2e8 <enc28j60_read_address+0x2a>

	ENC28J60_CS_HI(); //deselect enc28j60
 2ec:	c4 9a       	sbi	0x18, 4	; 24

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 2ee:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 2f0:	8f e9       	ldi	r24, 0x9F	; 159
 2f2:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 2f4:	77 9b       	sbis	0x0e, 7	; 14
 2f6:	fe cf       	rjmp	.-4      	; 0x2f4 <enc28j60_read_address+0x36>
		enc28j60_current_bank = enc28j60_new_bank;

		//clear bank sel bits:  //BF 03
		enc28j60_spi_write_word((ENC28J60_OP_BFC | ENC28J60_REG_ECON1),3<<ENC28J60_BIT_ECON1_BSEL0); 
		//setup bank selection bits: //e.g. 9F 00  for Bank 0
		enc28j60_spi_write_word((ENC28J60_OP_BFS | ENC28J60_REG_ECON1),enc28j60_new_bank>>5);
 2f8:	92 95       	swap	r25
 2fa:	96 95       	lsr	r25
 2fc:	97 70       	andi	r25, 0x07	; 7

	ENC28J60_CS_LO(); //select enc28j60
	SPDR = hi; //shift hi data out
	while(!(SPSR & (1<<SPIF))); //wait for completion

	SPDR = lo; //shift lo data out
 2fe:	9f b9       	out	0x0f, r25	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 300:	77 9b       	sbis	0x0e, 7	; 14
 302:	fe cf       	rjmp	.-4      	; 0x300 <enc28j60_read_address+0x42>

	ENC28J60_CS_HI(); //deselect enc28j60
 304:	c4 9a       	sbi	0x18, 4	; 24
		enc28j60_spi_write_word((ENC28J60_OP_BFC | ENC28J60_REG_ECON1),3<<ENC28J60_BIT_ECON1_BSEL0); 
		//setup bank selection bits: //e.g. 9F 00  for Bank 0
		enc28j60_spi_write_word((ENC28J60_OP_BFS | ENC28J60_REG_ECON1),enc28j60_new_bank>>5);
	}
	//and read the data:
	return enc28j60_spi_read_byte(ENC28J60_OP_READ_CTRL_REG, address);
 306:	80 e0       	ldi	r24, 0x00	; 0
 308:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
}
 30c:	08 95       	ret

0000030e <enc28j60_write_phy>:
	return res;
}

//write phy register
void enc28j60_write_phy(unsigned char address, unsigned int data)
{
 30e:	0f 93       	push	r16
 310:	1f 93       	push	r17
 312:	16 2f       	mov	r17, r22
 314:	07 2f       	mov	r16, r23
	//see microchip datasheet p.21
	//set address to MIREGADR:
	enc28j60_write_address(ENC28J60_REG_MIREGADR, address);
 316:	68 2f       	mov	r22, r24
 318:	84 ed       	ldi	r24, 0xD4	; 212
 31a:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

	//send the data
	enc28j60_write_address(ENC28J60_REG_MIWRL, data&0xFF);
 31e:	61 2f       	mov	r22, r17
 320:	86 ed       	ldi	r24, 0xD6	; 214
 322:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	enc28j60_write_address(ENC28J60_REG_MIWRH, data>>8  );
 326:	60 2f       	mov	r22, r16
 328:	87 ed       	ldi	r24, 0xD7	; 215
 32a:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

	//wait until PHY write finished:
	while(enc28j60_read_address(ENC28J60_REG_MISTAT) & (1<<ENC28J60_BIT_MISTAT_BUSY)){}
 32e:	8a ee       	ldi	r24, 0xEA	; 234
 330:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 334:	80 fd       	sbrc	r24, 0
 336:	fb cf       	rjmp	.-10     	; 0x32e <enc28j60_write_phy+0x20>
}
 338:	1f 91       	pop	r17
 33a:	0f 91       	pop	r16
 33c:	08 95       	ret

0000033e <enc28j60_read_phy>:
	return len;
}

//read phy register
unsigned int enc28j60_read_phy(unsigned char address)
{
 33e:	0f 93       	push	r16
 340:	1f 93       	push	r17
	unsigned int res;

	//see microchip datasheet p.21
	//set address to MIREGADR:
	enc28j60_write_address(ENC28J60_REG_MIREGADR, address);
 342:	68 2f       	mov	r22, r24
 344:	84 ed       	ldi	r24, 0xD4	; 212
 346:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

	//set MICMD.MIIRD bit:
	enc28j60_write_address(ENC28J60_REG_MICMD, (1<<ENC28J60_BIT_MIIRD));
 34a:	61 e0       	ldi	r22, 0x01	; 1
 34c:	82 ed       	ldi	r24, 0xD2	; 210
 34e:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

	//now read op is enabled, wait until PHY read finished:
	while(enc28j60_read_address(ENC28J60_REG_MISTAT) & (1<<ENC28J60_BIT_MISTAT_BUSY)){}
 352:	8a ee       	ldi	r24, 0xEA	; 234
 354:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 358:	80 fd       	sbrc	r24, 0
 35a:	fb cf       	rjmp	.-10     	; 0x352 <enc28j60_read_phy+0x14>

	//abort read
	enc28j60_write_address(ENC28J60_REG_MICMD, 0x00);
 35c:	60 e0       	ldi	r22, 0x00	; 0
 35e:	82 ed       	ldi	r24, 0xD2	; 210
 360:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	
	//read result
	res  = enc28j60_read_address(ENC28J60_REG_MIRDH)<<8;
 364:	89 ed       	ldi	r24, 0xD9	; 217
 366:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 36a:	18 2f       	mov	r17, r24
 36c:	00 e0       	ldi	r16, 0x00	; 0
	res |= enc28j60_read_address(ENC28J60_REG_MIRDL);
 36e:	88 ed       	ldi	r24, 0xD8	; 216
 370:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 374:	28 2f       	mov	r18, r24
 376:	30 e0       	ldi	r19, 0x00	; 0
 378:	20 2b       	or	r18, r16
 37a:	31 2b       	or	r19, r17

	return res;
}
 37c:	c9 01       	movw	r24, r18
 37e:	1f 91       	pop	r17
 380:	0f 91       	pop	r16
 382:	08 95       	ret

00000384 <enc28j60_send_packet>:
	enc28j60_revision = enc28j60_read_address(ENC28J60_REG_ECON1);   //um die aktuelle Banknummer zu sehen
	enc28j60_revision = enc28j60_read_address(ENC28J60_REG_EREVID);
}

void enc28j60_send_packet(unsigned int len, unsigned char *buffer)
{
 384:	cf 92       	push	r12
 386:	df 92       	push	r13
 388:	ef 92       	push	r14
 38a:	ff 92       	push	r15
 38c:	0f 93       	push	r16
 38e:	1f 93       	push	r17
 390:	cf 93       	push	r28
 392:	df 93       	push	r29
 394:	8c 01       	movw	r16, r24
 396:	6b 01       	movw	r12, r22
 398:	c0 e0       	ldi	r28, 0x00	; 0
 39a:	d0 e0       	ldi	r29, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 39c:	80 ea       	ldi	r24, 0xA0	; 160
 39e:	e8 2e       	mov	r14, r24
 3a0:	8f e0       	ldi	r24, 0x0F	; 15
 3a2:	f8 2e       	mov	r15, r24
	unsigned int tmp;
	//still sending ?
	//wait max 50*10 = 500ms:
	for(tmp=0; tmp<50; tmp++){
		if (!(enc28j60_read_address(ENC28J60_REG_ECON1) & (1<<ENC28J60_BIT_TXRTS))){
 3a4:	8f e1       	ldi	r24, 0x1F	; 31
 3a6:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 3aa:	83 ff       	sbrs	r24, 3
 3ac:	07 c0       	rjmp	.+14     	; 0x3bc <enc28j60_send_packet+0x38>
 3ae:	c7 01       	movw	r24, r14
 3b0:	01 97       	sbiw	r24, 0x01	; 1
 3b2:	f1 f7       	brne	.-4      	; 0x3b0 <enc28j60_send_packet+0x2c>
void enc28j60_send_packet(unsigned int len, unsigned char *buffer)
{
	unsigned int tmp;
	//still sending ?
	//wait max 50*10 = 500ms:
	for(tmp=0; tmp<50; tmp++){
 3b4:	21 96       	adiw	r28, 0x01	; 1
 3b6:	c2 33       	cpi	r28, 0x32	; 50
 3b8:	d1 05       	cpc	r29, r1
 3ba:	a1 f7       	brne	.-24     	; 0x3a4 <enc28j60_send_packet+0x20>
	}
	
	//send anyway...

	//setup write pointer:
	enc28j60_write_address(ENC28J60_REG_EWRPTL, (ENC28J60_TX_BUFFER_START&0xFF));
 3bc:	60 e0       	ldi	r22, 0x00	; 0
 3be:	82 e0       	ldi	r24, 0x02	; 2
 3c0:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	enc28j60_write_address(ENC28J60_REG_EWRPTH, (ENC28J60_TX_BUFFER_START)>>8);
 3c4:	6a e1       	ldi	r22, 0x1A	; 26
 3c6:	83 e0       	ldi	r24, 0x03	; 3
 3c8:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	
	//set tx end pointer to [start+len]:
	enc28j60_write_address(ENC28J60_REG_ETXNDL, (ENC28J60_TX_BUFFER_START+len)&0xFF);
 3cc:	60 2f       	mov	r22, r16
 3ce:	86 e0       	ldi	r24, 0x06	; 6
 3d0:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	enc28j60_write_address(ENC28J60_REG_ETXNDH, (ENC28J60_TX_BUFFER_START+len)>>8);
 3d4:	c8 01       	movw	r24, r16
 3d6:	80 50       	subi	r24, 0x00	; 0
 3d8:	96 4e       	sbci	r25, 0xE6	; 230
 3da:	69 2f       	mov	r22, r25
 3dc:	87 e0       	ldi	r24, 0x07	; 7
 3de:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 3e2:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 3e4:	8a e7       	ldi	r24, 0x7A	; 122
 3e6:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 3e8:	77 9b       	sbis	0x0e, 7	; 14
 3ea:	fe cf       	rjmp	.-4      	; 0x3e8 <enc28j60_send_packet+0x64>

	SPDR = lo; //shift lo data out
 3ec:	1f b8       	out	0x0f, r1	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 3ee:	77 9b       	sbis	0x0e, 7	; 14
 3f0:	fe cf       	rjmp	.-4      	; 0x3ee <enc28j60_send_packet+0x6a>

	ENC28J60_CS_HI(); //deselect enc28j60
 3f2:	c4 9a       	sbi	0x18, 4	; 24

//write enc28j60 buffer
void enc28j60_write_buffer(unsigned char *buffer, unsigned int len)
{
	//select enc28j60
	ENC28J60_CS_LO();
 3f4:	c4 98       	cbi	0x18, 4	; 24

	//send write cmd & wait for finish:
	SPDR = ENC28J60_OP_WRITE_BUF_MEM;
 3f6:	8a e7       	ldi	r24, 0x7A	; 122
 3f8:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 3fa:	77 9b       	sbis	0x0e, 7	; 14
 3fc:	fe cf       	rjmp	.-4      	; 0x3fa <enc28j60_send_packet+0x76>

	do{
		//send data
		SPDR = *buffer++;
 3fe:	f6 01       	movw	r30, r12
 400:	81 91       	ld	r24, Z+
 402:	6f 01       	movw	r12, r30
 404:	8f b9       	out	0x0f, r24	; 15
		len--;
 406:	01 50       	subi	r16, 0x01	; 1
 408:	10 40       	sbci	r17, 0x00	; 0
		while(!(SPSR & (1<<SPIF)));
 40a:	77 9b       	sbis	0x0e, 7	; 14
 40c:	fe cf       	rjmp	.-4      	; 0x40a <enc28j60_send_packet+0x86>
	}while(len);
 40e:	01 15       	cp	r16, r1
 410:	11 05       	cpc	r17, r1
 412:	a9 f7       	brne	.-22     	; 0x3fe <enc28j60_send_packet+0x7a>


	//deselect enc28j60
	ENC28J60_CS_HI();
 414:	c4 9a       	sbi	0x18, 4	; 24

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 416:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 418:	8f e9       	ldi	r24, 0x9F	; 159
 41a:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 41c:	77 9b       	sbis	0x0e, 7	; 14
 41e:	fe cf       	rjmp	.-4      	; 0x41c <enc28j60_send_packet+0x98>

	SPDR = lo; //shift lo data out
 420:	80 e8       	ldi	r24, 0x80	; 128
 422:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 424:	77 9b       	sbis	0x0e, 7	; 14
 426:	fe cf       	rjmp	.-4      	; 0x424 <enc28j60_send_packet+0xa0>

	ENC28J60_CS_HI(); //deselect enc28j60
 428:	c4 9a       	sbi	0x18, 4	; 24

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 42a:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 42c:	8f eb       	ldi	r24, 0xBF	; 191
 42e:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 430:	77 9b       	sbis	0x0e, 7	; 14
 432:	fe cf       	rjmp	.-4      	; 0x430 <enc28j60_send_packet+0xac>

	SPDR = lo; //shift lo data out
 434:	80 e8       	ldi	r24, 0x80	; 128
 436:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 438:	77 9b       	sbis	0x0e, 7	; 14
 43a:	fe cf       	rjmp	.-4      	; 0x438 <enc28j60_send_packet+0xb4>

	ENC28J60_CS_HI(); //deselect enc28j60
 43c:	c4 9a       	sbi	0x18, 4	; 24

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 43e:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 440:	8f e9       	ldi	r24, 0x9F	; 159
 442:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 444:	77 9b       	sbis	0x0e, 7	; 14
 446:	fe cf       	rjmp	.-4      	; 0x444 <enc28j60_send_packet+0xc0>

	SPDR = lo; //shift lo data out
 448:	8c e0       	ldi	r24, 0x0C	; 12
 44a:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 44c:	77 9b       	sbis	0x0e, 7	; 14
 44e:	fe cf       	rjmp	.-4      	; 0x44c <enc28j60_send_packet+0xc8>

	ENC28J60_CS_HI(); //deselect enc28j60
 450:	c4 9a       	sbi	0x18, 4	; 24
	enc28j60_spi_write_word(ENC28J60_OP_BFS | ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_TXRST));
	enc28j60_spi_write_word(ENC28J60_OP_BFC | ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_TXRST));

	//activate transmission
	enc28j60_spi_write_word(ENC28J60_OP_BFS | ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_TXRTS)|(1<<ENC28J60_BIT_RXEN));
}
 452:	df 91       	pop	r29
 454:	cf 91       	pop	r28
 456:	1f 91       	pop	r17
 458:	0f 91       	pop	r16
 45a:	ff 90       	pop	r15
 45c:	ef 90       	pop	r14
 45e:	df 90       	pop	r13
 460:	cf 90       	pop	r12
 462:	08 95       	ret

00000464 <enc28j60_init>:
	};


//initialise spi & enc28j60
void enc28j60_init(void)
{
 464:	cf 93       	push	r28
 466:	df 93       	push	r29
	unsigned char i;
	unsigned int timeout=0;

	//set bank to invalid value -> bank set will update in any case:
	enc28j60_current_bank = 0xFF;
 468:	8f ef       	ldi	r24, 0xFF	; 255
 46a:	80 93 7b 00 	sts	0x007B, r24

	//set up port directions:
	ENC28J60_DDR |= (1<<ENC28J60_PIN_CS); 
 46e:	bc 9a       	sbi	0x17, 4	; 23
	
	//RoBue:
	//PORTB0 + B3 als zusaetzliche Ausgabe
	ENC28J60_DDR |= (1<<PB0) | (1<<PB3);
 470:	87 b3       	in	r24, 0x17	; 23
 472:	89 60       	ori	r24, 0x09	; 9
 474:	87 bb       	out	0x17, r24	; 23
	
	//deselect enc28j60:
	ENC28J60_CS_HI();
 476:	c4 9a       	sbi	0x18, 4	; 24

	//SPI init
	// initialize I/O
	PORTB |= (1<<ENC28J60_PIN_SCK); //sck = hi
 478:	c7 9a       	sbi	0x18, 7	; 24

	//spi = output
	DDRB |= (1<<ENC28J60_PIN_SS)|(1<<ENC28J60_PIN_CS)|(1<<ENC28J60_PIN_MOSI)|(1<<ENC28J60_PIN_SCK); //SS,MOSI,SCK = OUT
 47a:	87 b3       	in	r24, 0x17	; 23
 47c:	88 6b       	ori	r24, 0xB8	; 184
 47e:	87 bb       	out	0x17, r24	; 23
	DDRB &= ~(1<<ENC28J60_PIN_MISO); //MISO = IN
 480:	be 98       	cbi	0x17, 6	; 23
	// - master mode
	// - positive clock phase
	// - msb first
	// - maximum SPI speed (fosc/2)
	// - enable spi
	SPCR = (0<<SPIE)|(1<<SPE)|(0<<DORD)|(1<<MSTR)|(0<<CPOL)|(0<<CPHA)|(0<<SPR1)|(0<<SPR0);
 482:	80 e5       	ldi	r24, 0x50	; 80
 484:	8d b9       	out	0x0d, r24	; 13
	SPSR = (1<<SPI2X);
 486:	81 e0       	ldi	r24, 0x01	; 1
 488:	8e b9       	out	0x0e, r24	; 14
 48a:	80 e0       	ldi	r24, 0x00	; 0
 48c:	90 e0       	ldi	r25, 0x00	; 0
 48e:	a0 e0       	ldi	r26, 0x00	; 0
 490:	b0 e0       	ldi	r27, 0x00	; 0

	delay(200000);
 492:	00 00       	nop
 494:	01 96       	adiw	r24, 0x01	; 1
 496:	a1 1d       	adc	r26, r1
 498:	b1 1d       	adc	r27, r1
 49a:	80 34       	cpi	r24, 0x40	; 64
 49c:	2d e0       	ldi	r18, 0x0D	; 13
 49e:	92 07       	cpc	r25, r18
 4a0:	23 e0       	ldi	r18, 0x03	; 3
 4a2:	a2 07       	cpc	r26, r18
 4a4:	20 e0       	ldi	r18, 0x00	; 0
 4a6:	b2 07       	cpc	r27, r18
 4a8:	a1 f7       	brne	.-24     	; 0x492 <enc28j60_init+0x2e>

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 4aa:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 4ac:	8f ef       	ldi	r24, 0xFF	; 255
 4ae:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 4b0:	77 9b       	sbis	0x0e, 7	; 14
 4b2:	fe cf       	rjmp	.-4      	; 0x4b0 <enc28j60_init+0x4c>

	SPDR = lo; //shift lo data out
 4b4:	8f ef       	ldi	r24, 0xFF	; 255
 4b6:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 4b8:	77 9b       	sbis	0x0e, 7	; 14
 4ba:	fe cf       	rjmp	.-4      	; 0x4b8 <enc28j60_init+0x54>

	ENC28J60_CS_HI(); //deselect enc28j60
 4bc:	c4 9a       	sbi	0x18, 4	; 24
 4be:	80 e0       	ldi	r24, 0x00	; 0
 4c0:	90 e0       	ldi	r25, 0x00	; 0
 4c2:	a0 e0       	ldi	r26, 0x00	; 0
 4c4:	b0 e0       	ldi	r27, 0x00	; 0
	SPSR = (1<<SPI2X);

	delay(200000);
	enc28j60_spi_write_word (ENC28J60_SOFT_RESET, ENC28J60_SOFT_RESET);
	// check CLKRDY bit to see if reset is complete
	delay(200000);
 4c6:	00 00       	nop
 4c8:	01 96       	adiw	r24, 0x01	; 1
 4ca:	a1 1d       	adc	r26, r1
 4cc:	b1 1d       	adc	r27, r1
 4ce:	80 34       	cpi	r24, 0x40	; 64
 4d0:	ed e0       	ldi	r30, 0x0D	; 13
 4d2:	9e 07       	cpc	r25, r30
 4d4:	e3 e0       	ldi	r30, 0x03	; 3
 4d6:	ae 07       	cpc	r26, r30
 4d8:	e0 e0       	ldi	r30, 0x00	; 0
 4da:	be 07       	cpc	r27, r30
 4dc:	a1 f7       	brne	.-24     	; 0x4c6 <enc28j60_init+0x62>
 4de:	c0 e0       	ldi	r28, 0x00	; 0
 4e0:	d0 e0       	ldi	r29, 0x00	; 0
 4e2:	01 c0       	rjmp	.+2      	; 0x4e6 <enc28j60_init+0x82>
	
	//wait for ready flag
	while((!(enc28j60_read_address(ENC28J60_REG_ESTAT) & 0x01)) && (timeout<65000)){timeout++;};
 4e4:	21 96       	adiw	r28, 0x01	; 1
 4e6:	8d e1       	ldi	r24, 0x1D	; 29
 4e8:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 4ec:	80 fd       	sbrc	r24, 0
 4ee:	04 c0       	rjmp	.+8      	; 0x4f8 <enc28j60_init+0x94>
 4f0:	fd ef       	ldi	r31, 0xFD	; 253
 4f2:	c8 3e       	cpi	r28, 0xE8	; 232
 4f4:	df 07       	cpc	r29, r31
 4f6:	b1 f7       	brne	.-20     	; 0x4e4 <enc28j60_init+0x80>
	if(timeout>=65000){timeout=0;}

	//set up rx pointer:
	enc28j60_next_packet_ptr = ENC28J60_RX_BUFFER_START;
 4f8:	10 92 7d 00 	sts	0x007D, r1
 4fc:	10 92 7c 00 	sts	0x007C, r1
 500:	c5 e5       	ldi	r28, 0x55	; 85
 502:	d0 e0       	ldi	r29, 0x00	; 0
	//enc28j60_next_packet_ptr = 0x0602;

	//copy config from progmem to enc28j60:
	for(i=0; i<2*22; i+=2){
		enc28j60_write_address(pgm_read_byte(&enc28j60_config[i+0]),pgm_read_byte(&enc28j60_config[i+1]));
 504:	fe 01       	movw	r30, r28
 506:	64 91       	lpm	r22, Z+
 508:	21 97       	sbiw	r28, 0x01	; 1
 50a:	fe 01       	movw	r30, r28
 50c:	84 91       	lpm	r24, Z+
 50e:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
 512:	23 96       	adiw	r28, 0x03	; 3
	//set up rx pointer:
	enc28j60_next_packet_ptr = ENC28J60_RX_BUFFER_START;
	//enc28j60_next_packet_ptr = 0x0602;

	//copy config from progmem to enc28j60:
	for(i=0; i<2*22; i+=2){
 514:	f0 e0       	ldi	r31, 0x00	; 0
 516:	c1 38       	cpi	r28, 0x81	; 129
 518:	df 07       	cpc	r29, r31
 51a:	a1 f7       	brne	.-24     	; 0x504 <enc28j60_init+0xa0>
		enc28j60_write_address(pgm_read_byte(&enc28j60_config[i+0]),pgm_read_byte(&enc28j60_config[i+1]));
	}

	//setup phy:
	enc28j60_write_phy(ENC28J60_PHY_PHCON2, (1<<ENC28J60_BIT_HDLDIS)); //=no loopback of transmitted frames
 51c:	60 e0       	ldi	r22, 0x00	; 0
 51e:	71 e0       	ldi	r23, 0x01	; 1
 520:	80 e1       	ldi	r24, 0x10	; 16
 522:	0e 94 87 01 	call	0x30e	; 0x30e <enc28j60_write_phy>

	//enable interrups
	enc28j60_write_address(ENC28J60_REG_EIE, (1<<ENC28J60_EIE_INTIE)|(1<<ENC28J60_EIE_PKTIE));
 526:	60 ec       	ldi	r22, 0xC0	; 192
 528:	8b e1       	ldi	r24, 0x1B	; 27
 52a:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 52e:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 530:	8f e9       	ldi	r24, 0x9F	; 159
 532:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 534:	77 9b       	sbis	0x0e, 7	; 14
 536:	fe cf       	rjmp	.-4      	; 0x534 <enc28j60_init+0xd0>

	SPDR = lo; //shift lo data out
 538:	84 e0       	ldi	r24, 0x04	; 4
 53a:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 53c:	77 9b       	sbis	0x0e, 7	; 14
 53e:	fe cf       	rjmp	.-4      	; 0x53c <enc28j60_init+0xd8>

	ENC28J60_CS_HI(); //deselect enc28j60
 540:	c4 9a       	sbi	0x18, 4	; 24
	//enable rx
	//enc28j60_write_address(ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_RXEN));
	enc28j60_spi_write_word(ENC28J60_OP_BFS|ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_RXEN));
	
	//set up leds: LEDB: link status, LEDA: RX&TX activity, stretch 40ms, stretch enable
	enc28j60_write_phy(ENC28J60_PHY_PHLCON, 0x374A); //cave: Table3-3: reset value is 0x3422, do not modify the reserved "3"!! 
 542:	6a e4       	ldi	r22, 0x4A	; 74
 544:	77 e3       	ldi	r23, 0x37	; 55
 546:	84 e1       	ldi	r24, 0x14	; 20
 548:	0e 94 87 01 	call	0x30e	; 0x30e <enc28j60_write_phy>
													 //RevA Datasheet page 9: write as '0000', see RevB Datasheet: write 0011!
	//read silicon revision
	//was geht hier vor?? Trotzdem die Bank 2 ist (0x40), gibt er beim Lesen 
	//der RevID keine neue Bank aus, trotzdem kommt der Wert 05.
	//Vielleicht ist es gar keine Rev05??
	enc28j60_revision = enc28j60_read_address(ENC28J60_REG_ECON1);   //um die aktuelle Banknummer zu sehen
 54c:	8f e1       	ldi	r24, 0x1F	; 31
 54e:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 552:	80 93 7a 00 	sts	0x007A, r24
	enc28j60_revision = enc28j60_read_address(ENC28J60_REG_EREVID);
 556:	82 e7       	ldi	r24, 0x72	; 114
 558:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 55c:	80 93 7a 00 	sts	0x007A, r24
}
 560:	df 91       	pop	r29
 562:	cf 91       	pop	r28
 564:	08 95       	ret

00000566 <enc28j60_receive_packet>:
	//activate transmission
	enc28j60_spi_write_word(ENC28J60_OP_BFS | ENC28J60_REG_ECON1, (1<<ENC28J60_BIT_TXRTS)|(1<<ENC28J60_BIT_RXEN));
}

unsigned int enc28j60_receive_packet(unsigned int maxlen, unsigned char *buffer)
{
 566:	ef 92       	push	r14
 568:	ff 92       	push	r15
 56a:	0f 93       	push	r16
 56c:	1f 93       	push	r17
 56e:	cf 93       	push	r28
 570:	df 93       	push	r29
 572:	ec 01       	movw	r28, r24
 574:	7b 01       	movw	r14, r22
	unsigned int rxstat;
	unsigned int len;

	//packet in buffer ?	
	if ((enc28j60_read_address(ENC28J60_REG_EIR) & (1<<ENC28J60_BIT_PKTIF)) == 0){
 576:	8c e1       	ldi	r24, 0x1C	; 28
 578:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 57c:	86 fd       	sbrc	r24, 6
 57e:	08 c0       	rjmp	.+16     	; 0x590 <enc28j60_receive_packet+0x2a>
		//double check!	
		//errata says that PKTIF does not work as it should 
		//->check packetcount too:
		if (enc28j60_read_address(ENC28J60_REG_EPKTCNT) == 0)
 580:	89 e3       	ldi	r24, 0x39	; 57
 582:	0e 94 5f 01 	call	0x2be	; 0x2be <enc28j60_read_address>
 586:	88 23       	and	r24, r24
 588:	19 f4       	brne	.+6      	; 0x590 <enc28j60_receive_packet+0x2a>
 58a:	00 e0       	ldi	r16, 0x00	; 0
 58c:	10 e0       	ldi	r17, 0x00	; 0
 58e:	73 c0       	rjmp	.+230    	; 0x676 <enc28j60_receive_packet+0x110>
			return 0;
	}

	//set read pointer to next packet;
	enc28j60_write_address(ENC28J60_REG_ERDPTL, (enc28j60_next_packet_ptr));
 590:	60 91 7c 00 	lds	r22, 0x007C
 594:	70 91 7d 00 	lds	r23, 0x007D
 598:	80 e0       	ldi	r24, 0x00	; 0
 59a:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
	enc28j60_write_address(ENC28J60_REG_ERDPTH, (enc28j60_next_packet_ptr)>>8);
 59e:	80 91 7c 00 	lds	r24, 0x007C
 5a2:	90 91 7d 00 	lds	r25, 0x007D
 5a6:	69 2f       	mov	r22, r25
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

	//now read the transmit status vector
	//read next packet ptr
	enc28j60_next_packet_ptr  = enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0);
 5ae:	60 e0       	ldi	r22, 0x00	; 0
 5b0:	8a e3       	ldi	r24, 0x3A	; 58
 5b2:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
 5b6:	90 e0       	ldi	r25, 0x00	; 0
 5b8:	90 93 7d 00 	sts	0x007D, r25
 5bc:	80 93 7c 00 	sts	0x007C, r24
	enc28j60_next_packet_ptr |= enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0)<<8;
 5c0:	00 91 7c 00 	lds	r16, 0x007C
 5c4:	10 91 7d 00 	lds	r17, 0x007D
 5c8:	60 e0       	ldi	r22, 0x00	; 0
 5ca:	8a e3       	ldi	r24, 0x3A	; 58
 5cc:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
 5d0:	38 2f       	mov	r19, r24
 5d2:	20 e0       	ldi	r18, 0x00	; 0
 5d4:	20 2b       	or	r18, r16
 5d6:	31 2b       	or	r19, r17
 5d8:	30 93 7d 00 	sts	0x007D, r19
 5dc:	20 93 7c 00 	sts	0x007C, r18

	//read packet length
	len  = enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0);
 5e0:	60 e0       	ldi	r22, 0x00	; 0
 5e2:	8a e3       	ldi	r24, 0x3A	; 58
 5e4:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
 5e8:	08 2f       	mov	r16, r24
 5ea:	10 e0       	ldi	r17, 0x00	; 0
	len |= enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0)<<8;
 5ec:	60 e0       	ldi	r22, 0x00	; 0
 5ee:	8a e3       	ldi	r24, 0x3A	; 58
 5f0:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
 5f4:	38 2f       	mov	r19, r24
 5f6:	20 e0       	ldi	r18, 0x00	; 0
 5f8:	02 2b       	or	r16, r18
 5fa:	13 2b       	or	r17, r19
	
	//read rx stat
	rxstat  = enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0);
 5fc:	60 e0       	ldi	r22, 0x00	; 0
 5fe:	8a e3       	ldi	r24, 0x3A	; 58
 600:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
	rxstat |= enc28j60_spi_read_byte(ENC28J60_OP_READ_BUF_MEM, 0)<<8;
 604:	60 e0       	ldi	r22, 0x00	; 0
 606:	8a e3       	ldi	r24, 0x3A	; 58
 608:	0e 94 4d 01 	call	0x29a	; 0x29a <enc28j60_spi_read_byte>
 60c:	c0 17       	cp	r28, r16
 60e:	d1 07       	cpc	r29, r17
 610:	08 f4       	brcc	.+2      	; 0x614 <enc28j60_receive_packet+0xae>
 612:	8e 01       	movw	r16, r28
	//limit read bytecount
	if (len>maxlen)
		len = maxlen;

	//transfer packet from enc28j60 to our buffer
	enc28j60_read_buffer(buffer,len);
 614:	b8 01       	movw	r22, r16
 616:	c7 01       	movw	r24, r14
 618:	0e 94 fd 00 	call	0x1fa	; 0x1fa <enc28j60_read_buffer>

	//mark packet as processed (free mem)

	//ERRATA says we need to check packet pointer:
	if ((enc28j60_next_packet_ptr- 1 < ENC28J60_RX_BUFFER_START) || (enc28j60_next_packet_ptr- 1 > ENC28J60_RX_BUFFER_END)){
 61c:	80 91 7c 00 	lds	r24, 0x007C
 620:	90 91 7d 00 	lds	r25, 0x007D
 624:	80 91 7c 00 	lds	r24, 0x007C
 628:	90 91 7d 00 	lds	r25, 0x007D
 62c:	01 97       	sbiw	r24, 0x01	; 1
 62e:	80 50       	subi	r24, 0x00	; 0
 630:	9a 41       	sbci	r25, 0x1A	; 26
 632:	30 f0       	brcs	.+12     	; 0x640 <enc28j60_receive_packet+0xda>
		enc28j60_write_address(ENC28J60_REG_ERXRDPTL, LO8(ENC28J60_RX_BUFFER_END));
 634:	6f ef       	ldi	r22, 0xFF	; 255
 636:	8c e0       	ldi	r24, 0x0C	; 12
 638:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
		enc28j60_write_address(ENC28J60_REG_ERXRDPTH, HI8(ENC28J60_RX_BUFFER_END));
 63c:	69 e1       	ldi	r22, 0x19	; 25
 63e:	0e c0       	rjmp	.+28     	; 0x65c <enc28j60_receive_packet+0xf6>
	}else{
		enc28j60_write_address(ENC28J60_REG_ERXRDPTL, LO8(enc28j60_next_packet_ptr- 1));
 640:	60 91 7c 00 	lds	r22, 0x007C
 644:	70 91 7d 00 	lds	r23, 0x007D
 648:	61 50       	subi	r22, 0x01	; 1
 64a:	8c e0       	ldi	r24, 0x0C	; 12
 64c:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>
		enc28j60_write_address(ENC28J60_REG_ERXRDPTH, HI8(enc28j60_next_packet_ptr- 1));
 650:	80 91 7c 00 	lds	r24, 0x007C
 654:	90 91 7d 00 	lds	r25, 0x007D
 658:	01 97       	sbiw	r24, 0x01	; 1
 65a:	69 2f       	mov	r22, r25
 65c:	8d e0       	ldi	r24, 0x0D	; 13
 65e:	0e 94 21 01 	call	0x242	; 0x242 <enc28j60_write_address>

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{

	ENC28J60_CS_LO(); //select enc28j60
 662:	c4 98       	cbi	0x18, 4	; 24
	SPDR = hi; //shift hi data out
 664:	8e e9       	ldi	r24, 0x9E	; 158
 666:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 668:	77 9b       	sbis	0x0e, 7	; 14
 66a:	fe cf       	rjmp	.-4      	; 0x668 <enc28j60_receive_packet+0x102>

	SPDR = lo; //shift lo data out
 66c:	80 e4       	ldi	r24, 0x40	; 64
 66e:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 670:	77 9b       	sbis	0x0e, 7	; 14
 672:	fe cf       	rjmp	.-4      	; 0x670 <enc28j60_receive_packet+0x10a>

	ENC28J60_CS_HI(); //deselect enc28j60
 674:	c4 9a       	sbi	0x18, 4	; 24

	//decrement packet counter:
	enc28j60_spi_write_word(ENC28J60_OP_BFS|ENC28J60_REG_ECON2, (1<<ENC28J60_BIT_PKTDEC));

	return len;
}
 676:	c8 01       	movw	r24, r16
 678:	df 91       	pop	r29
 67a:	cf 91       	pop	r28
 67c:	1f 91       	pop	r17
 67e:	0f 91       	pop	r16
 680:	ff 90       	pop	r15
 682:	ef 90       	pop	r14
 684:	08 95       	ret

00000686 <enc28j60_spi_write_word>:
	return res;
}

//spi write word
void enc28j60_spi_write_word(unsigned char hi, unsigned char lo)
{
 686:	c4 98       	cbi	0x18, 4	; 24

	ENC28J60_CS_LO(); //select enc28j60
	SPDR = hi; //shift hi data out
 688:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 68a:	77 9b       	sbis	0x0e, 7	; 14
 68c:	fe cf       	rjmp	.-4      	; 0x68a <enc28j60_spi_write_word+0x4>

	SPDR = lo; //shift lo data out
 68e:	6f b9       	out	0x0f, r22	; 15
	while(!(SPSR & (1<<SPIF))); //wait for completion
 690:	77 9b       	sbis	0x0e, 7	; 14
 692:	fe cf       	rjmp	.-4      	; 0x690 <enc28j60_spi_write_word+0xa>

	ENC28J60_CS_HI(); //deselect enc28j60
 694:	c4 9a       	sbi	0x18, 4	; 24
}
 696:	08 95       	ret

00000698 <LED_On>:

/******************************************************************************
 * Switch LED on
 ******************************************************************************/
 void LED_On (int color )
 {
 698:	9b b3       	in	r25, 0x1b	; 27
 69a:	21 e0       	ldi	r18, 0x01	; 1
 69c:	30 e0       	ldi	r19, 0x00	; 0
 69e:	02 c0       	rjmp	.+4      	; 0x6a4 <LED_On+0xc>
 6a0:	22 0f       	add	r18, r18
 6a2:	33 1f       	adc	r19, r19
 6a4:	8a 95       	dec	r24
 6a6:	e2 f7       	brpl	.-8      	; 0x6a0 <LED_On+0x8>
 6a8:	92 2b       	or	r25, r18
 6aa:	9b bb       	out	0x1b, r25	; 27
    LED_OUT |= 1<< color;
    LED_DDR |= 1<< color; 
 6ac:	8a b3       	in	r24, 0x1a	; 26
 6ae:	28 2b       	or	r18, r24
 6b0:	2a bb       	out	0x1a, r18	; 26
 }
 6b2:	08 95       	ret

000006b4 <LED_Off>:

/******************************************************************************
 * Switch LED off
 ******************************************************************************/
 void LED_Off ( int color )
 {
 6b4:	9b b3       	in	r25, 0x1b	; 27
 6b6:	21 e0       	ldi	r18, 0x01	; 1
 6b8:	30 e0       	ldi	r19, 0x00	; 0
 6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <LED_Off+0xc>
 6bc:	22 0f       	add	r18, r18
 6be:	33 1f       	adc	r19, r19
 6c0:	8a 95       	dec	r24
 6c2:	e2 f7       	brpl	.-8      	; 0x6bc <LED_Off+0x8>
 6c4:	20 95       	com	r18
 6c6:	92 23       	and	r25, r18
 6c8:	9b bb       	out	0x1b, r25	; 27
    LED_OUT &= ~(1<< color);
    LED_DDR &= ~(1<< color); 
 6ca:	8a b3       	in	r24, 0x1a	; 26
 6cc:	28 23       	and	r18, r24
 6ce:	2a bb       	out	0x1a, r18	; 26
 }
 6d0:	08 95       	ret

000006d2 <__vector_3>:

/******************************************************************************
 * Interrupt service routine 
 ******************************************************************************/
 ISR (ETH_INTERRUPT)
 {
 6d2:	1f 92       	push	r1
 6d4:	0f 92       	push	r0
 6d6:	0f b6       	in	r0, 0x3f	; 63
 6d8:	0f 92       	push	r0
 6da:	11 24       	eor	r1, r1
 6dc:	8f 93       	push	r24
 6de:	9f 93       	push	r25
	NetworkDataAvailable = 1;
 6e0:	81 e0       	ldi	r24, 0x01	; 1
 6e2:	90 e0       	ldi	r25, 0x00	; 0
 6e4:	90 93 7f 00 	sts	0x007F, r25
 6e8:	80 93 7e 00 	sts	0x007E, r24
	ETH_INT_DISABLE;
 6ec:	8b b7       	in	r24, 0x3b	; 59
 6ee:	8f 7d       	andi	r24, 0xDF	; 223
 6f0:	8b bf       	out	0x3b, r24	; 59
 }
 6f2:	9f 91       	pop	r25
 6f4:	8f 91       	pop	r24
 6f6:	0f 90       	pop	r0
 6f8:	0f be       	out	0x3f, r0	; 63
 6fa:	0f 90       	pop	r0
 6fc:	1f 90       	pop	r1
 6fe:	18 95       	reti

00000700 <HandleNetworkData>:

/******************************************************************************
 * HandleNetworkData
 ******************************************************************************/
 void HandleNetworkData()
 {
 700:	80 91 7e 00 	lds	r24, 0x007E
 704:	90 91 7f 00 	lds	r25, 0x007F
 708:	89 2b       	or	r24, r25
 70a:	21 f1       	breq	.+72     	; 0x754 <HandleNetworkData+0x54>
 70c:	13 c0       	rjmp	.+38     	; 0x734 <HandleNetworkData+0x34>
      */
		while( len > 0)
		{	
        /* Strip off the checksum
         */
         NetworkDataBuffer[len-4] = 0;
 70e:	e4 58       	subi	r30, 0x84	; 132
 710:	ff 4f       	sbci	r31, 0xFF	; 255
 712:	10 82       	st	Z, r1
			
        /* Check for ambient color message
         */   
         if ( IsAmbientColorMessage( MULTICAST_IP, MULTICAST_PORT, (char*) NetworkDataBuffer ) )
 714:	20 e8       	ldi	r18, 0x80	; 128
 716:	30 e0       	ldi	r19, 0x00	; 0
 718:	49 e3       	ldi	r20, 0x39	; 57
 71a:	50 e3       	ldi	r21, 0x30	; 48
 71c:	67 e0       	ldi	r22, 0x07	; 7
 71e:	76 e0       	ldi	r23, 0x06	; 6
 720:	85 e0       	ldi	r24, 0x05	; 5
 722:	9a ee       	ldi	r25, 0xEA	; 234
 724:	0e 94 b2 03 	call	0x764	; 0x764 <IsAmbientColorMessage>
 728:	89 2b       	or	r24, r25
 72a:	21 f0       	breq	.+8      	; 0x734 <HandleNetworkData+0x34>
         {
            HandleAmbientColorMessage( (char*) NetworkDataBuffer );
 72c:	80 e8       	ldi	r24, 0x80	; 128
 72e:	90 e0       	ldi	r25, 0x00	; 0
 730:	0e 94 08 04 	call	0x810	; 0x810 <HandleAmbientColorMessage>
         }
  

        /* Some more network data available ?
         */ 
			len = ETH_PACKET_RECEIVE( MTU_SIZE, NetworkDataBuffer );
 734:	60 e8       	ldi	r22, 0x80	; 128
 736:	70 e0       	ldi	r23, 0x00	; 0
 738:	88 e5       	ldi	r24, 0x58	; 88
 73a:	92 e0       	ldi	r25, 0x02	; 2
 73c:	0e 94 b3 02 	call	0x566	; 0x566 <enc28j60_receive_packet>
 740:	fc 01       	movw	r30, r24
	   unsigned int len = ETH_PACKET_RECEIVE( MTU_SIZE, NetworkDataBuffer );


     /* Loop through received data
      */
		while( len > 0)
 742:	00 97       	sbiw	r24, 0x00	; 0
 744:	21 f7       	brne	.-56     	; 0x70e <HandleNetworkData+0xe>
      }


     /* Get ready for more data from the network
      */
		NetworkDataAvailable = 0;
 746:	10 92 7f 00 	sts	0x007F, r1
 74a:	10 92 7e 00 	sts	0x007E, r1
		ETH_INT_ENABLE;
 74e:	8b b7       	in	r24, 0x3b	; 59
 750:	80 62       	ori	r24, 0x20	; 32
 752:	8b bf       	out	0x3b, r24	; 59
 754:	08 95       	ret

00000756 <InitializeNetwork>:

/******************************************************************************
 * Initialize network stack
 ******************************************************************************/
 void InitializeNetwork()
 {
 756:	10 92 7f 00 	sts	0x007F, r1
 75a:	10 92 7e 00 	sts	0x007E, r1
    NetworkDataAvailable = 0;
    ETH_INIT();
 75e:	0e 94 32 02 	call	0x464	; 0x464 <enc28j60_init>
 }
 762:	08 95       	ret

00000764 <IsAmbientColorMessage>:

/******************************************************************************
 * IsAmbientColorMessage
 ******************************************************************************/
 int IsAmbientColorMessage( unsigned long address, unsigned int port, char* msg )
 {
 764:	af 92       	push	r10
 766:	bf 92       	push	r11
 768:	cf 92       	push	r12
 76a:	df 92       	push	r13
 76c:	ef 92       	push	r14
 76e:	ff 92       	push	r15
 770:	0f 93       	push	r16
 772:	1f 93       	push	r17
 774:	da 01       	movw	r26, r20
 776:	f9 01       	movw	r30, r18
	 UDP_Header * udp  = (UDP_Header *) (msg + IP_DataOffset);


   /* Check for multicast address and IP data frame
    */
 	 if ( (htonl(ip->DestinationAddress) == address) && ethernet->Type == htons(IP_DATAGRAM) )
 778:	e6 8c       	ldd	r14, Z+30	; 0x1e
 77a:	f7 8c       	ldd	r15, Z+31	; 0x1f
 77c:	00 a1       	ldd	r16, Z+32	; 0x20
 77e:	11 a1       	ldd	r17, Z+33	; 0x21
 780:	de 2c       	mov	r13, r14
 782:	cc 24       	eor	r12, r12
 784:	bb 24       	eor	r11, r11
 786:	aa 24       	eor	r10, r10
 788:	21 2f       	mov	r18, r17
 78a:	33 27       	eor	r19, r19
 78c:	44 27       	eor	r20, r20
 78e:	55 27       	eor	r21, r21
 790:	a2 0e       	add	r10, r18
 792:	b3 1e       	adc	r11, r19
 794:	c4 1e       	adc	r12, r20
 796:	d5 1e       	adc	r13, r21
 798:	a8 01       	movw	r20, r16
 79a:	97 01       	movw	r18, r14
 79c:	20 70       	andi	r18, 0x00	; 0
 79e:	30 70       	andi	r19, 0x00	; 0
 7a0:	50 70       	andi	r21, 0x00	; 0
 7a2:	23 2f       	mov	r18, r19
 7a4:	34 2f       	mov	r19, r20
 7a6:	45 2f       	mov	r20, r21
 7a8:	55 27       	eor	r21, r21
 7aa:	a2 0e       	add	r10, r18
 7ac:	b3 1e       	adc	r11, r19
 7ae:	c4 1e       	adc	r12, r20
 7b0:	d5 1e       	adc	r13, r21
 7b2:	20 e0       	ldi	r18, 0x00	; 0
 7b4:	3f ef       	ldi	r19, 0xFF	; 255
 7b6:	40 e0       	ldi	r20, 0x00	; 0
 7b8:	50 e0       	ldi	r21, 0x00	; 0
 7ba:	e2 22       	and	r14, r18
 7bc:	f3 22       	and	r15, r19
 7be:	04 23       	and	r16, r20
 7c0:	15 23       	and	r17, r21
 7c2:	10 2f       	mov	r17, r16
 7c4:	0f 2d       	mov	r16, r15
 7c6:	fe 2c       	mov	r15, r14
 7c8:	ee 24       	eor	r14, r14
 7ca:	ae 0c       	add	r10, r14
 7cc:	bf 1c       	adc	r11, r15
 7ce:	c0 1e       	adc	r12, r16
 7d0:	d1 1e       	adc	r13, r17
 7d2:	a6 16       	cp	r10, r22
 7d4:	b7 06       	cpc	r11, r23
 7d6:	c8 06       	cpc	r12, r24
 7d8:	d9 06       	cpc	r13, r25
 7da:	71 f4       	brne	.+28     	; 0x7f8 <IsAmbientColorMessage+0x94>
 7dc:	84 85       	ldd	r24, Z+12	; 0x0c
 7de:	95 85       	ldd	r25, Z+13	; 0x0d
 7e0:	08 97       	sbiw	r24, 0x08	; 8
 7e2:	51 f4       	brne	.+20     	; 0x7f8 <IsAmbientColorMessage+0x94>
 7e4:	20 e0       	ldi	r18, 0x00	; 0
 7e6:	30 e0       	ldi	r19, 0x00	; 0
 7e8:	94 a1       	ldd	r25, Z+36	; 0x24
 7ea:	85 a1       	ldd	r24, Z+37	; 0x25
 7ec:	a8 17       	cp	r26, r24
 7ee:	b9 07       	cpc	r27, r25
 7f0:	29 f4       	brne	.+10     	; 0x7fc <IsAmbientColorMessage+0x98>
 7f2:	21 e0       	ldi	r18, 0x01	; 1
 7f4:	30 e0       	ldi	r19, 0x00	; 0
 7f6:	02 c0       	rjmp	.+4      	; 0x7fc <IsAmbientColorMessage+0x98>
 7f8:	20 e0       	ldi	r18, 0x00	; 0
 7fa:	30 e0       	ldi	r19, 0x00	; 0
       {
          match = 1;
       }
	 }
    return match;
 }
 7fc:	c9 01       	movw	r24, r18
 7fe:	1f 91       	pop	r17
 800:	0f 91       	pop	r16
 802:	ff 90       	pop	r15
 804:	ef 90       	pop	r14
 806:	df 90       	pop	r13
 808:	cf 90       	pop	r12
 80a:	bf 90       	pop	r11
 80c:	af 90       	pop	r10
 80e:	08 95       	ret

00000810 <HandleAmbientColorMessage>:

/******************************************************************************
 * HandleAmbientColorMessage
 ******************************************************************************/
 void HandleAmbientColorMessage( char* msg )
 {
 810:	7f 92       	push	r7
 812:	8f 92       	push	r8
 814:	9f 92       	push	r9
 816:	af 92       	push	r10
 818:	bf 92       	push	r11
 81a:	cf 92       	push	r12
 81c:	df 92       	push	r13
 81e:	ef 92       	push	r14
 820:	ff 92       	push	r15
 822:	0f 93       	push	r16
 824:	1f 93       	push	r17
 826:	df 93       	push	r29
 828:	cf 93       	push	r28
 82a:	00 d0       	rcall	.+0      	; 0x82c <HandleAmbientColorMessage+0x1c>
 82c:	cd b7       	in	r28, 0x3d	; 61
 82e:	de b7       	in	r29, 0x3e	; 62
    if ( msg != NULL && strncmp( msg + UDP_DataOffset, "AmbientColor:",13) == 0 )
 830:	00 97       	sbiw	r24, 0x00	; 0
 832:	09 f4       	brne	.+2      	; 0x836 <HandleAmbientColorMessage+0x26>
 834:	4b c0       	rjmp	.+150    	; 0x8cc <__stack+0x6d>
 836:	4a e2       	ldi	r20, 0x2A	; 42
 838:	e4 2e       	mov	r14, r20
 83a:	f1 2c       	mov	r15, r1
 83c:	e8 0e       	add	r14, r24
 83e:	f9 1e       	adc	r15, r25
 840:	4d e0       	ldi	r20, 0x0D	; 13
 842:	50 e0       	ldi	r21, 0x00	; 0
 844:	60 e6       	ldi	r22, 0x60	; 96
 846:	70 e0       	ldi	r23, 0x00	; 0
 848:	c7 01       	movw	r24, r14
 84a:	0e 94 94 04 	call	0x928	; 0x928 <strncmp>
 84e:	00 97       	sbiw	r24, 0x00	; 0
 850:	e9 f5       	brne	.+122    	; 0x8cc <__stack+0x6d>
       
       char * token;
       char * context;


       token = strtok_r ( msg + UDP_DataOffset,":",&context);
 852:	8e 01       	movw	r16, r28
 854:	0f 5f       	subi	r16, 0xFF	; 255
 856:	1f 4f       	sbci	r17, 0xFF	; 255
 858:	a8 01       	movw	r20, r16
 85a:	6e e6       	ldi	r22, 0x6E	; 110
 85c:	70 e0       	ldi	r23, 0x00	; 0
 85e:	c7 01       	movw	r24, r14
 860:	0e 94 a2 04 	call	0x944	; 0x944 <strtok_r>
 864:	88 24       	eor	r8, r8
 866:	99 24       	eor	r9, r9
 868:	aa 24       	eor	r10, r10
 86a:	bb 24       	eor	r11, r11
 86c:	cc 24       	eor	r12, r12
 86e:	dd 24       	eor	r13, r13
 870:	ee 24       	eor	r14, r14
 872:	ff 24       	eor	r15, r15

              case 3: blue = atoi(token);
                      break;
           }   
           ++index;        
           token = strtok_r (NULL,":",&context);
 874:	70 2e       	mov	r7, r16
 876:	01 2f       	mov	r16, r17
 878:	22 c0       	rjmp	.+68     	; 0x8be <__stack+0x5f>


       token = strtok_r ( msg + UDP_DataOffset,":",&context);
       while (token != NULL)
       {
           switch( index )
 87a:	22 e0       	ldi	r18, 0x02	; 2
 87c:	e2 16       	cp	r14, r18
 87e:	f1 04       	cpc	r15, r1
 880:	61 f0       	breq	.+24     	; 0x89a <__stack+0x3b>
 882:	23 e0       	ldi	r18, 0x03	; 3
 884:	e2 16       	cp	r14, r18
 886:	f1 04       	cpc	r15, r1
 888:	61 f0       	breq	.+24     	; 0x8a2 <__stack+0x43>
 88a:	21 e0       	ldi	r18, 0x01	; 1
 88c:	e2 16       	cp	r14, r18
 88e:	f1 04       	cpc	r15, r1
 890:	59 f4       	brne	.+22     	; 0x8a8 <__stack+0x49>
           {
              case 1: red = atoi( token );
 892:	0e 94 76 04 	call	0x8ec	; 0x8ec <atoi>
 896:	4c 01       	movw	r8, r24
 898:	07 c0       	rjmp	.+14     	; 0x8a8 <__stack+0x49>
                      break;

              case 2: green = atoi(token);
 89a:	0e 94 76 04 	call	0x8ec	; 0x8ec <atoi>
 89e:	5c 01       	movw	r10, r24
 8a0:	03 c0       	rjmp	.+6      	; 0x8a8 <__stack+0x49>
                      break;

              case 3: blue = atoi(token);
 8a2:	0e 94 76 04 	call	0x8ec	; 0x8ec <atoi>
 8a6:	6c 01       	movw	r12, r24
                      break;
           }   
           ++index;        
 8a8:	08 94       	sec
 8aa:	e1 1c       	adc	r14, r1
 8ac:	f1 1c       	adc	r15, r1
           token = strtok_r (NULL,":",&context);
 8ae:	47 2d       	mov	r20, r7
 8b0:	50 2f       	mov	r21, r16
 8b2:	6e e6       	ldi	r22, 0x6E	; 110
 8b4:	70 e0       	ldi	r23, 0x00	; 0
 8b6:	80 e0       	ldi	r24, 0x00	; 0
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	0e 94 a2 04 	call	0x944	; 0x944 <strtok_r>
       char * token;
       char * context;


       token = strtok_r ( msg + UDP_DataOffset,":",&context);
       while (token != NULL)
 8be:	00 97       	sbiw	r24, 0x00	; 0
 8c0:	e1 f6       	brne	.-72     	; 0x87a <__stack+0x1b>
                      break;
           }   
           ++index;        
           token = strtok_r (NULL,":",&context);
       }
       SetColors(red, green, blue);
 8c2:	4c 2d       	mov	r20, r12
 8c4:	6a 2d       	mov	r22, r10
 8c6:	88 2d       	mov	r24, r8
 8c8:	0e 94 89 00 	call	0x112	; 0x112 <SetColors>

    }
 
 }
 8cc:	0f 90       	pop	r0
 8ce:	0f 90       	pop	r0
 8d0:	cf 91       	pop	r28
 8d2:	df 91       	pop	r29
 8d4:	1f 91       	pop	r17
 8d6:	0f 91       	pop	r16
 8d8:	ff 90       	pop	r15
 8da:	ef 90       	pop	r14
 8dc:	df 90       	pop	r13
 8de:	cf 90       	pop	r12
 8e0:	bf 90       	pop	r11
 8e2:	af 90       	pop	r10
 8e4:	9f 90       	pop	r9
 8e6:	8f 90       	pop	r8
 8e8:	7f 90       	pop	r7
 8ea:	08 95       	ret

000008ec <atoi>:
 8ec:	fc 01       	movw	r30, r24
 8ee:	88 27       	eor	r24, r24
 8f0:	99 27       	eor	r25, r25
 8f2:	e8 94       	clt
 8f4:	21 91       	ld	r18, Z+
 8f6:	20 32       	cpi	r18, 0x20	; 32
 8f8:	e9 f3       	breq	.-6      	; 0x8f4 <atoi+0x8>
 8fa:	29 30       	cpi	r18, 0x09	; 9
 8fc:	10 f0       	brcs	.+4      	; 0x902 <atoi+0x16>
 8fe:	2e 30       	cpi	r18, 0x0E	; 14
 900:	c8 f3       	brcs	.-14     	; 0x8f4 <atoi+0x8>
 902:	2b 32       	cpi	r18, 0x2B	; 43
 904:	41 f0       	breq	.+16     	; 0x916 <atoi+0x2a>
 906:	2d 32       	cpi	r18, 0x2D	; 45
 908:	39 f4       	brne	.+14     	; 0x918 <atoi+0x2c>
 90a:	68 94       	set
 90c:	04 c0       	rjmp	.+8      	; 0x916 <atoi+0x2a>
 90e:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <__mulhi_const_10>
 912:	82 0f       	add	r24, r18
 914:	91 1d       	adc	r25, r1
 916:	21 91       	ld	r18, Z+
 918:	20 53       	subi	r18, 0x30	; 48
 91a:	2a 30       	cpi	r18, 0x0A	; 10
 91c:	c0 f3       	brcs	.-16     	; 0x90e <atoi+0x22>
 91e:	1e f4       	brtc	.+6      	; 0x926 <atoi+0x3a>
 920:	90 95       	com	r25
 922:	81 95       	neg	r24
 924:	9f 4f       	sbci	r25, 0xFF	; 255
 926:	08 95       	ret

00000928 <strncmp>:
 928:	fb 01       	movw	r30, r22
 92a:	dc 01       	movw	r26, r24
 92c:	41 50       	subi	r20, 0x01	; 1
 92e:	50 40       	sbci	r21, 0x00	; 0
 930:	30 f0       	brcs	.+12     	; 0x93e <strncmp+0x16>
 932:	8d 91       	ld	r24, X+
 934:	01 90       	ld	r0, Z+
 936:	80 19       	sub	r24, r0
 938:	19 f4       	brne	.+6      	; 0x940 <strncmp+0x18>
 93a:	00 20       	and	r0, r0
 93c:	b9 f7       	brne	.-18     	; 0x92c <strncmp+0x4>
 93e:	88 1b       	sub	r24, r24
 940:	99 0b       	sbc	r25, r25
 942:	08 95       	ret

00000944 <strtok_r>:
 944:	00 97       	sbiw	r24, 0x00	; 0
 946:	31 f4       	brne	.+12     	; 0x954 <strtok_r+0x10>
 948:	da 01       	movw	r26, r20
 94a:	8d 91       	ld	r24, X+
 94c:	9c 91       	ld	r25, X
 94e:	00 97       	sbiw	r24, 0x00	; 0
 950:	09 f4       	brne	.+2      	; 0x954 <strtok_r+0x10>
 952:	0e c0       	rjmp	.+28     	; 0x970 <strtok_r+0x2c>
 954:	dc 01       	movw	r26, r24
 956:	fb 01       	movw	r30, r22
 958:	3d 91       	ld	r19, X+
 95a:	21 91       	ld	r18, Z+
 95c:	22 23       	and	r18, r18
 95e:	19 f0       	breq	.+6      	; 0x966 <strtok_r+0x22>
 960:	32 17       	cp	r19, r18
 962:	c9 f3       	breq	.-14     	; 0x956 <strtok_r+0x12>
 964:	fa cf       	rjmp	.-12     	; 0x95a <strtok_r+0x16>
 966:	33 23       	and	r19, r19
 968:	31 f4       	brne	.+12     	; 0x976 <strtok_r+0x32>
 96a:	da 01       	movw	r26, r20
 96c:	1d 92       	st	X+, r1
 96e:	1c 92       	st	X, r1
 970:	88 27       	eor	r24, r24
 972:	99 27       	eor	r25, r25
 974:	08 95       	ret
 976:	11 97       	sbiw	r26, 0x01	; 1
 978:	af 93       	push	r26
 97a:	bf 93       	push	r27
 97c:	fb 01       	movw	r30, r22
 97e:	3d 91       	ld	r19, X+
 980:	21 91       	ld	r18, Z+
 982:	32 17       	cp	r19, r18
 984:	71 f4       	brne	.+28     	; 0x9a2 <strtok_r+0x5e>
 986:	33 23       	and	r19, r19
 988:	21 f4       	brne	.+8      	; 0x992 <strtok_r+0x4e>
 98a:	88 27       	eor	r24, r24
 98c:	99 27       	eor	r25, r25
 98e:	11 97       	sbiw	r26, 0x01	; 1
 990:	02 c0       	rjmp	.+4      	; 0x996 <strtok_r+0x52>
 992:	1e 92       	st	-X, r1
 994:	11 96       	adiw	r26, 0x01	; 1
 996:	fa 01       	movw	r30, r20
 998:	a1 93       	st	Z+, r26
 99a:	b0 83       	st	Z, r27
 99c:	9f 91       	pop	r25
 99e:	8f 91       	pop	r24
 9a0:	08 95       	ret
 9a2:	22 23       	and	r18, r18
 9a4:	69 f7       	brne	.-38     	; 0x980 <strtok_r+0x3c>
 9a6:	ea cf       	rjmp	.-44     	; 0x97c <strtok_r+0x38>

000009a8 <__mulhi_const_10>:
 9a8:	7a e0       	ldi	r23, 0x0A	; 10
 9aa:	97 9f       	mul	r25, r23
 9ac:	90 2d       	mov	r25, r0
 9ae:	87 9f       	mul	r24, r23
 9b0:	80 2d       	mov	r24, r0
 9b2:	91 0d       	add	r25, r1
 9b4:	11 24       	eor	r1, r1
 9b6:	08 95       	ret

000009b8 <_exit>:
 9b8:	f8 94       	cli

000009ba <__stop_program>:
 9ba:	ff cf       	rjmp	.-2      	; 0x9ba <__stop_program>
