read_verilog -sv ../top.v
proc
sim -rstlen 2 top
