

================================================================
== Vivado HLS Report for 'rms_norm'
================================================================
* Date:           Thu Nov 28 22:08:07 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.664 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13861|    13947| 0.139 ms | 0.139 ms |  13861|  13947|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i   |     6144|     6144|         4|          -|          -|  1536|    no    |
        |- l_S_i_1_i1  |     7680|     7680|         5|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 40 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str)" [kernel.cpp:22]   --->   Operation 45 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v9_V_0 = phi i32 [ 0, %l_S_index_0_index_begin ], [ %add_ln703, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0 ]" [kernel.cpp:29]   --->   Operation 47 'phi' 'v9_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_0_0 = phi i11 [ 0, %l_S_index_0_index_begin ], [ %add_ln25, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0 ]" [kernel.cpp:25]   --->   Operation 48 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %i_0_0, -512" [kernel.cpp:25]   --->   Operation 49 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 50 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln25 = add i11 %i_0_0, 1" [kernel.cpp:25]   --->   Operation 51 'add' 'add_ln25' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %ap_fixed_base.exit.0, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit43.0" [kernel.cpp:25]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %i_0_0 to i64" [kernel.cpp:26]   --->   Operation 53 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v0_V_addr = getelementptr [1536 x i32]* %v0_V, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 54 'getelementptr' 'v0_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%v0_V_load = load i32* %v0_V_addr, align 4" [kernel.cpp:26]   --->   Operation 55 'load' 'v0_V_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %v9_V_0, i12 0)" [kernel.cpp:33]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i44 %shl_ln to i89" [kernel.cpp:33]   --->   Operation 57 'sext' 'sext_ln1148' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (8.62ns)   --->   "%mul_ln1148 = mul i89 23456248059222, %sext_ln1148" [kernel.cpp:33]   --->   Operation 58 'mul' 'mul_ln1148' <Predicate = (icmp_ln25)> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%v0_V_load = load i32* %v0_V_addr, align 4" [kernel.cpp:26]   --->   Operation 59 'load' 'v0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %v0_V_load to i44" [kernel.cpp:27]   --->   Operation 60 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118, %sext_ln1118" [kernel.cpp:27]   --->   Operation 61 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:27]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [kernel.cpp:25]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %trunc_ln, %v9_V_0" [kernel.cpp:29]   --->   Operation 64 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 8.62>
ST_6 : Operation 66 [1/2] (8.62ns)   --->   "%mul_ln1148 = mul i89 23456248059222, %sext_ln1148" [kernel.cpp:33]   --->   Operation 66 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = call i22 @_ssdm_op_PartSelect.i22.i89.i32.i32(i89 %mul_ln1148, i32 67, i32 88)" [kernel.cpp:33]   --->   Operation 67 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.93>
ST_7 : Operation 68 [1/1] (4.23ns)   --->   "%sub_ln1148 = sub i89 0, %mul_ln1148" [kernel.cpp:33]   --->   Operation 68 'sub' 'sub_ln1148' <Predicate = true> <Delay = 4.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %v9_V_0, i32 31)" [kernel.cpp:33]   --->   Operation 69 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = call i22 @_ssdm_op_PartSelect.i22.i89.i32.i32(i89 %sub_ln1148, i32 67, i32 88)" [kernel.cpp:33]   --->   Operation 70 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.70ns)   --->   "%select_ln1148 = select i1 %tmp_1, i22 %tmp_2, i22 %tmp_3" [kernel.cpp:33]   --->   Operation 71 'select' 'select_ln1148' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 8.16>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %select_ln1148 to i32" [kernel.cpp:33]   --->   Operation 72 'sext' 'sext_ln703' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.25ns)   --->   "%sub_ln703 = sub i32 0, %sext_ln703" [kernel.cpp:33]   --->   Operation 73 'sub' 'sub_ln703' <Predicate = (tmp_1)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %select_ln1148 to i32" [kernel.cpp:33]   --->   Operation 74 'sext' 'sext_ln703_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln1148_1 = select i1 %tmp_1, i32 %sub_ln703, i32 %sext_ln703_1" [kernel.cpp:33]   --->   Operation 75 'select' 'select_ln1148_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [2/2] (5.22ns)   --->   "%agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 %select_ln1148_1, i32 2048)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:35]   --->   Operation 76 'call' 'agg_result_V_i' <Predicate = true> <Delay = 5.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 8.66>
ST_9 : Operation 77 [1/2] (4.52ns)   --->   "%agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 %select_ln1148_1, i32 2048)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:35]   --->   Operation 77 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 78 [31/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 78 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.13>
ST_10 : Operation 79 [30/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 79 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.13>
ST_11 : Operation 80 [29/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 80 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.13>
ST_12 : Operation 81 [28/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 81 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.13>
ST_13 : Operation 82 [27/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 82 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.13>
ST_14 : Operation 83 [26/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 83 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 4.13>
ST_15 : Operation 84 [25/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 84 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 4.13>
ST_16 : Operation 85 [24/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 85 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 4.13>
ST_17 : Operation 86 [23/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 4.13>
ST_18 : Operation 87 [22/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 4.13>
ST_19 : Operation 88 [21/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 4.13>
ST_20 : Operation 89 [20/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 4.13>
ST_21 : Operation 90 [19/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.13>
ST_22 : Operation 91 [18/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 4.13>
ST_23 : Operation 92 [17/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 4.13>
ST_24 : Operation 93 [16/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 4.13>
ST_25 : Operation 94 [15/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 4.13>
ST_26 : Operation 95 [14/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 4.13>
ST_27 : Operation 96 [13/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.13>
ST_28 : Operation 97 [12/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 4.13>
ST_29 : Operation 98 [11/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 4.13>
ST_30 : Operation 99 [10/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 4.13>
ST_31 : Operation 100 [9/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 4.13>
ST_32 : Operation 101 [8/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 4.13>
ST_33 : Operation 102 [7/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 4.13>
ST_34 : Operation 103 [6/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 4.13>
ST_35 : Operation 104 [5/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 4.13>
ST_36 : Operation 105 [4/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 4.13>
ST_37 : Operation 106 [3/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 4.13>
ST_38 : Operation 107 [2/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 4.13>
ST_39 : Operation 108 [1/31] (4.13ns)   --->   "%sdiv_ln1148 = sdiv i32 16777216, %agg_result_V_i" [kernel.cpp:36]   --->   Operation 108 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 30> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %sdiv_ln1148 to i44" [kernel.cpp:38]   --->   Operation 109 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 110 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 40 <SV = 36> <Delay = 3.25>
ST_40 : Operation 111 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i11 [ 0, %ap_fixed_base.exit.0 ], [ %add_ln38, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0 ]" [kernel.cpp:38]   --->   Operation 111 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 112 [1/1] (1.88ns)   --->   "%icmp_ln38 = icmp eq i11 %i1_0_0, -512" [kernel.cpp:38]   --->   Operation 112 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 113 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 113 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %i1_0_0, 1" [kernel.cpp:38]   --->   Operation 114 'add' 'add_ln38' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %l_S_index_0_index_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit10.0" [kernel.cpp:38]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i11 %i1_0_0 to i64" [kernel.cpp:39]   --->   Operation 116 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 117 [1/1] (0.00ns)   --->   "%v0_V_addr_1 = getelementptr [1536 x i32]* %v0_V, i64 0, i64 %zext_ln39" [kernel.cpp:39]   --->   Operation 117 'getelementptr' 'v0_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 118 [2/2] (3.25ns)   --->   "%v0_V_load_1 = load i32* %v0_V_addr_1, align 4" [kernel.cpp:39]   --->   Operation 118 'load' 'v0_V_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_40 : Operation 119 [1/1] (0.00ns)   --->   "%v1_V_addr = getelementptr [1536 x i32]* %v1_V, i64 0, i64 %zext_ln39" [kernel.cpp:40]   --->   Operation 119 'getelementptr' 'v1_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 120 [2/2] (3.25ns)   --->   "%v1_V_load = load i32* %v1_V_addr, align 4" [kernel.cpp:40]   --->   Operation 120 'load' 'v1_V_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_40 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str, i32 %tmp)" [kernel.cpp:46]   --->   Operation 121 'specregionend' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_40 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:47]   --->   Operation 122 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 41 <SV = 37> <Delay = 3.25>
ST_41 : Operation 123 [1/2] (3.25ns)   --->   "%v0_V_load_1 = load i32* %v0_V_addr_1, align 4" [kernel.cpp:39]   --->   Operation 123 'load' 'v0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_41 : Operation 124 [1/2] (3.25ns)   --->   "%v1_V_load = load i32* %v1_V_addr, align 4" [kernel.cpp:40]   --->   Operation 124 'load' 'v1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 42 <SV = 38> <Delay = 8.51>
ST_42 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %v0_V_load_1 to i44" [kernel.cpp:41]   --->   Operation 125 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %v1_V_load to i44" [kernel.cpp:41]   --->   Operation 126 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 127 [1/1] (8.51ns)   --->   "%mul_ln1118_1 = mul i44 %sext_ln1118_1, %sext_ln1118_2" [kernel.cpp:41]   --->   Operation 127 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_1, i32 12, i32 43)" [kernel.cpp:41]   --->   Operation 128 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>

State 43 <SV = 39> <Delay = 8.51>
ST_43 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i32 %trunc_ln708_1 to i44" [kernel.cpp:43]   --->   Operation 129 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 130 [1/1] (8.51ns)   --->   "%mul_ln1118_2 = mul i44 %sext_ln38, %sext_ln1118_3" [kernel.cpp:43]   --->   Operation 130 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_2, i32 12, i32 43)" [kernel.cpp:43]   --->   Operation 131 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>

State 44 <SV = 40> <Delay = 3.25>
ST_44 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [kernel.cpp:38]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 133 [1/1] (0.00ns)   --->   "%v3_0_V_addr = getelementptr [1536 x i32]* %v3_0_V, i64 0, i64 %zext_ln39" [kernel.cpp:44]   --->   Operation 133 'getelementptr' 'v3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 134 [1/1] (3.25ns)   --->   "store i32 %trunc_ln708_2, i32* %v3_0_V_addr, align 4" [kernel.cpp:44]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_44 : Operation 135 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v9_V_0', kernel.cpp:29) with incoming values : ('add_ln703', kernel.cpp:29) [27]  (1.77 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'phi' operation ('v9_V_0', kernel.cpp:29) with incoming values : ('add_ln703', kernel.cpp:29) [27]  (0 ns)
	'mul' operation ('mul_ln1148', kernel.cpp:33) [46]  (8.62 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_V_load', kernel.cpp:26) on array 'v0_V' [37]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:27) [39]  (8.51 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln703', kernel.cpp:29) [41]  (2.55 ns)

 <State 6>: 8.62ns
The critical path consists of the following:
	'mul' operation ('mul_ln1148', kernel.cpp:33) [46]  (8.62 ns)

 <State 7>: 4.94ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', kernel.cpp:33) [47]  (4.24 ns)
	'select' operation ('select_ln1148', kernel.cpp:33) [51]  (0.701 ns)

 <State 8>: 8.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', kernel.cpp:33) [53]  (2.26 ns)
	'select' operation ('select_ln1148_1', kernel.cpp:33) [55]  (0.694 ns)
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:35) to 'pow<32, 20>' [56]  (5.22 ns)

 <State 9>: 8.66ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:35) to 'pow<32, 20>' [56]  (4.53 ns)
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:36) [57]  (4.13 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i1_0_0', kernel.cpp:38) with incoming values : ('add_ln38', kernel.cpp:38) [61]  (0 ns)
	'getelementptr' operation ('v0_V_addr_1', kernel.cpp:39) [69]  (0 ns)
	'load' operation ('v0_V_load_1', kernel.cpp:39) on array 'v0_V' [70]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('v0_V_load_1', kernel.cpp:39) on array 'v0_V' [70]  (3.25 ns)

 <State 42>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_1', kernel.cpp:41) [75]  (8.51 ns)

 <State 43>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2', kernel.cpp:43) [78]  (8.51 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v3_0_V_addr', kernel.cpp:44) [80]  (0 ns)
	'store' operation ('store_ln44', kernel.cpp:44) of variable 'trunc_ln708_2', kernel.cpp:43 on array 'v3_0_V' [81]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
