<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: rpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rpu_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">rpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2017 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * $Date: 2019-02-26 21:48:52 +0000 (Tue, 26 Feb 2019) $</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * $Revision: 41251 $</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Define to prevent redundant inclusion */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef _RPU_H_</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define _RPU_H_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;mxc_config.h&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;rpu_regs.h&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Bus Masters whose access to peripherals is controlled by the RPU</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    RPU_DMA0_ALLOW  = 0x01,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    RPU_DMA1_ALLOW  = 0x02,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    RPU_USB_ALLOW   = 0x04,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    RPU_SYS0_ALLOW  = 0x08,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    RPU_SYS1_ALLOW  = 0x10,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    RPU_SDMAD_ALLOW = 0x20,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    RPU_SDMAI_ALLOW = 0x40,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    RPU_CRYPTO_ALLOW = 0x80,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    RPU_SDIO_ALLOW  = 0x100</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} rpu_allow_t;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Peripherals gated by the RPU</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    RPU_GCR          = <a class="code" href="group__RPU__Register__Offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    RPU_FLC0         = <a class="code" href="group__RPU__Register__Offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    RPU_SDHCCTRL     = <a class="code" href="group__RPU__Register__Offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    RPU_SIR          = <a class="code" href="group__RPU__Register__Offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    RPU_FCR          = <a class="code" href="group__RPU__Register__Offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    RPU_CRYPTO       = <a class="code" href="group__RPU__Register__Offsets.html#gae24964c3e6e7e54d4fd0b233f54f1c0e">MXC_R_RPU_CRYPTO</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    RPU_WDT0         = <a class="code" href="group__RPU__Register__Offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    RPU_WDT1         = <a class="code" href="group__RPU__Register__Offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    RPU_WDT2         = <a class="code" href="group__RPU__Register__Offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    RPU_SMON         = <a class="code" href="group__RPU__Register__Offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    RPU_SIMO         = <a class="code" href="group__RPU__Register__Offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    RPU_DVS          = <a class="code" href="group__RPU__Register__Offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    RPU_BBSIR        = <a class="code" href="group__RPU__Register__Offsets.html#gac8c2dffbd2bd90af71b9bb402b88015a">MXC_R_RPU_BBSIR</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    RPU_RTC          = <a class="code" href="group__RPU__Register__Offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    RPU_WUT          = <a class="code" href="group__RPU__Register__Offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    RPU_PWRSEQ       = <a class="code" href="group__RPU__Register__Offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    RPU_BBCR         = <a class="code" href="group__RPU__Register__Offsets.html#ga7b36e48cb85c710ed58a1f5dc762d6f5">MXC_R_RPU_BBCR</a>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    RPU_GPIO0        = <a class="code" href="group__RPU__Register__Offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    RPU_GPIO1        = <a class="code" href="group__RPU__Register__Offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    RPU_TMR0         = <a class="code" href="group__RPU__Register__Offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a>,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    RPU_TMR1         = <a class="code" href="group__RPU__Register__Offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    RPU_TMR2         = <a class="code" href="group__RPU__Register__Offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    RPU_TMR3         = <a class="code" href="group__RPU__Register__Offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    RPU_TMR4         = <a class="code" href="group__RPU__Register__Offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    RPU_TMR5         = <a class="code" href="group__RPU__Register__Offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    RPU_HTIMER0      = <a class="code" href="group__RPU__Register__Offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a>,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    RPU_HTIMER1      = <a class="code" href="group__RPU__Register__Offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    RPU_I2C0         = <a class="code" href="group__RPU__Register__Offsets.html#ga43082d71a4f3f0d11685dc4d887776fc">MXC_R_RPU_I2C0</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    RPU_I2C1         = <a class="code" href="group__RPU__Register__Offsets.html#ga0f1eb3de53098d80fc5fac38a33694df">MXC_R_RPU_I2C1</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    RPU_I2C2         = <a class="code" href="group__RPU__Register__Offsets.html#ga3782ba8b5448573834be52c54d7b36a6">MXC_R_RPU_I2C2</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    RPU_SPIXIPM      = <a class="code" href="group__RPU__Register__Offsets.html#ga6be2aeefa0e54c4269d488de15b342dc">MXC_R_RPU_SPIXIPM</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    RPU_SPIXIPMC     = <a class="code" href="group__RPU__Register__Offsets.html#ga27265f4239201e692c712210d163545a">MXC_R_RPU_SPIXIPMC</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    RPU_DMA0         = <a class="code" href="group__RPU__Register__Offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    RPU_FLC1         = <a class="code" href="group__RPU__Register__Offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    RPU_ICACHE0      = <a class="code" href="group__RPU__Register__Offsets.html#gac36de9b35c4c19ac0261ea7dbedf87fe">MXC_R_RPU_ICACHE0</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    RPU_ICACHE1      = <a class="code" href="group__RPU__Register__Offsets.html#gab2811596dad4ed289cf61ba37758efd3">MXC_R_RPU_ICACHE1</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    RPU_ICACHEXIP    = <a class="code" href="group__RPU__Register__Offsets.html#ga5d8f7ae5b0005a179405fc2b3eb803c3">MXC_R_RPU_ICACHEXIP</a>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    RPU_DCACHE       = <a class="code" href="group__RPU__Register__Offsets.html#gaed262a7e25af135fc96803ebf4857d2a">MXC_R_RPU_DCACHE</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    RPU_ADC          = <a class="code" href="group__RPU__Register__Offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    RPU_DMA1         = <a class="code" href="group__RPU__Register__Offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    RPU_SDMA         = <a class="code" href="group__RPU__Register__Offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    RPU_SPID         = <a class="code" href="group__RPU__Register__Offsets.html#gae16a302687610cb6cfaf2f06b92f3945">MXC_R_RPU_SPID</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    RPU_PT           = <a class="code" href="group__RPU__Register__Offsets.html#gac45db9f28336917b0ad4ec34e10fedb8">MXC_R_RPU_PT</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    RPU_OWM          = <a class="code" href="group__RPU__Register__Offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    RPU_SEMA         = <a class="code" href="group__RPU__Register__Offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    RPU_UART0        = <a class="code" href="group__RPU__Register__Offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    RPU_UART1        = <a class="code" href="group__RPU__Register__Offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    RPU_UART2        = <a class="code" href="group__RPU__Register__Offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a>,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    RPU_QSPI1        = <a class="code" href="group__RPU__Register__Offsets.html#gae15f816006a79932498b5ecb7ca815be">MXC_R_RPU_QSPI1</a>,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    RPU_QSPI2        = <a class="code" href="group__RPU__Register__Offsets.html#gabeb20fbe45ae0c66dd64e810e63981ca">MXC_R_RPU_QSPI2</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    RPU_AUDIO        = <a class="code" href="group__RPU__Register__Offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    RPU_TRNG         = <a class="code" href="group__RPU__Register__Offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    RPU_BTLE         = <a class="code" href="group__RPU__Register__Offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    RPU_USBHS        = <a class="code" href="group__RPU__Register__Offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    RPU_SDIO         = <a class="code" href="group__RPU__Register__Offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    RPU_SPIXIPMFIFO  = <a class="code" href="group__RPU__Register__Offsets.html#ga8fc796061e0da47243c5094a440b24af">MXC_R_RPU_SPIXIPMFIFO</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    RPU_QSPI0        = <a class="code" href="group__RPU__Register__Offsets.html#gaf0edccb0dc771f958b394f1d43f1c724">MXC_R_RPU_QSPI0</a></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;} rpu_device_t;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* **** Function Prototypes **** */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rpu.html#ga11efbaa7edfce3dc888e04b4ba042a67">RPU_Allow</a>(rpu_device_t periph, uint32_t allow_mask);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rpu.html#gacd1d152f5e763d4dd8b062d3951f8e4d">RPU_Disallow</a>(rpu_device_t periph, uint32_t disallow_mask);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__rpu.html#ga03bddd9598ed86c12629456c6c1b4719">RPU_IsAllowed</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _RPU_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group__RPU__Register__Offsets_html_ga875e2159d2590cb82bb0aaf08a896894"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a></div><div class="ttdeci">#define MXC_R_RPU_SDIO</div><div class="ttdoc">Offset from RPU Base Address:  0x0B60 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:267</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga7b36e48cb85c710ed58a1f5dc762d6f5"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga7b36e48cb85c710ed58a1f5dc762d6f5">MXC_R_RPU_BBCR</a></div><div class="ttdeci">#define MXC_R_RPU_BBCR</div><div class="ttdoc">Offset from RPU Base Address:  0x006C </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:227</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gac35bab8d18cc60bf5a2c26e6ac570fc8"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a></div><div class="ttdeci">#define MXC_R_RPU_SDHCCTRL</div><div class="ttdoc">Offset from RPU Base Address:  0x0370 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:253</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gac8c2dffbd2bd90af71b9bb402b88015a"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gac8c2dffbd2bd90af71b9bb402b88015a">MXC_R_RPU_BBSIR</a></div><div class="ttdeci">#define MXC_R_RPU_BBSIR</div><div class="ttdoc">Offset from RPU Base Address:  0x0054 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:223</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga8178aa4e26199e56b5638f4303bbe746"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a></div><div class="ttdeci">#define MXC_R_RPU_WDT1</div><div class="ttdoc">Offset from RPU Base Address:  0x0034 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:218</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gab2811596dad4ed289cf61ba37758efd3"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gab2811596dad4ed289cf61ba37758efd3">MXC_R_RPU_ICACHE1</a></div><div class="ttdeci">#define MXC_R_RPU_ICACHE1</div><div class="ttdoc">Offset from RPU Base Address:  0x02A4 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:247</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga43082d71a4f3f0d11685dc4d887776fc"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga43082d71a4f3f0d11685dc4d887776fc">MXC_R_RPU_I2C0</a></div><div class="ttdeci">#define MXC_R_RPU_I2C0</div><div class="ttdoc">Offset from RPU Base Address:  0x01D0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:238</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga54091642839ac8e783bc70518fce2b32"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a></div><div class="ttdeci">#define MXC_R_RPU_TMR1</div><div class="ttdoc">Offset from RPU Base Address:  0x0110 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:231</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gabd1887d752901b0228a696b5436f2adf"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a></div><div class="ttdeci">#define MXC_R_RPU_TMR5</div><div class="ttdoc">Offset from RPU Base Address:  0x0150 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:235</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga0f1eb3de53098d80fc5fac38a33694df"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga0f1eb3de53098d80fc5fac38a33694df">MXC_R_RPU_I2C1</a></div><div class="ttdeci">#define MXC_R_RPU_I2C1</div><div class="ttdoc">Offset from RPU Base Address:  0x01E0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:239</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga4b9a63572672e8f54098314babb1cafe"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a></div><div class="ttdeci">#define MXC_R_RPU_WDT0</div><div class="ttdoc">Offset from RPU Base Address:  0x0030 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:217</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga60bf4b11fd8fc194e351b18143bb9fc3"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a></div><div class="ttdeci">#define MXC_R_RPU_DVS</div><div class="ttdoc">Offset from RPU Base Address:  0x0048 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:222</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga5d8f7ae5b0005a179405fc2b3eb803c3"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga5d8f7ae5b0005a179405fc2b3eb803c3">MXC_R_RPU_ICACHEXIP</a></div><div class="ttdeci">#define MXC_R_RPU_ICACHEXIP</div><div class="ttdoc">Offset from RPU Base Address:  0x02F0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:248</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga6485a93c06828e0a150fed7a9f606416"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a></div><div class="ttdeci">#define MXC_R_RPU_GPIO1</div><div class="ttdoc">Offset from RPU Base Address:  0x0090 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:229</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga54b0a6e7c104e60ee4052bc26c2dc6bc"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a></div><div class="ttdeci">#define MXC_R_RPU_TMR2</div><div class="ttdoc">Offset from RPU Base Address:  0x0120 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:232</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaed262a7e25af135fc96803ebf4857d2a"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaed262a7e25af135fc96803ebf4857d2a">MXC_R_RPU_DCACHE</a></div><div class="ttdeci">#define MXC_R_RPU_DCACHE</div><div class="ttdoc">Offset from RPU Base Address:  0x0330 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:249</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaa6b3f26966806128b9526fd5afe8fefd"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a></div><div class="ttdeci">#define MXC_R_RPU_FLC0</div><div class="ttdoc">Offset from RPU Base Address:  0x0290 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:244</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga62858ee59d0413033e261d2fa6ac3260"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a></div><div class="ttdeci">#define MXC_R_RPU_AUDIO</div><div class="ttdoc">Offset from RPU Base Address:  0x04C0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:263</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gadac918df083790b46d844d0a14e5a9db"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a></div><div class="ttdeci">#define MXC_R_RPU_WDT2</div><div class="ttdoc">Offset from RPU Base Address:  0x0038 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:219</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a></div><div class="ttdeci">#define MXC_R_RPU_SEMA</div><div class="ttdoc">Offset from RPU Base Address:  0x03E0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:257</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga288078ece23c2fd5e462c487fef6b8cd"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a></div><div class="ttdeci">#define MXC_R_RPU_FCR</div><div class="ttdoc">Offset from RPU Base Address:  0x0008 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:215</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga1ce634242a53c466a24d37c7d1f5b1db"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a></div><div class="ttdeci">#define MXC_R_RPU_RTC</div><div class="ttdoc">Offset from RPU Base Address:  0x0060 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:224</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga3782ba8b5448573834be52c54d7b36a6"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga3782ba8b5448573834be52c54d7b36a6">MXC_R_RPU_I2C2</a></div><div class="ttdeci">#define MXC_R_RPU_I2C2</div><div class="ttdoc">Offset from RPU Base Address:  0x01F0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:240</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gac45db9f28336917b0ad4ec34e10fedb8"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gac45db9f28336917b0ad4ec34e10fedb8">MXC_R_RPU_PT</a></div><div class="ttdeci">#define MXC_R_RPU_PT</div><div class="ttdoc">Offset from RPU Base Address:  0x03C0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:255</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga75ed135f829f917e0a5df435779b6cb9"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a></div><div class="ttdeci">#define MXC_R_RPU_GPIO0</div><div class="ttdoc">Offset from RPU Base Address:  0x0080 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:228</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga0bc3cc9ea9796806169c81de21f64850"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a></div><div class="ttdeci">#define MXC_R_RPU_FLC1</div><div class="ttdoc">Offset from RPU Base Address:  0x0294 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:245</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaceec8d8b6f34220875c91ce9d95e4fdb"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a></div><div class="ttdeci">#define MXC_R_RPU_BTLE</div><div class="ttdoc">Offset from RPU Base Address:  0x0500 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:265</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaf0edccb0dc771f958b394f1d43f1c724"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaf0edccb0dc771f958b394f1d43f1c724">MXC_R_RPU_QSPI0</a></div><div class="ttdeci">#define MXC_R_RPU_QSPI0</div><div class="ttdoc">Offset from RPU Base Address:  0x0BE0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:269</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga6be2aeefa0e54c4269d488de15b342dc"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga6be2aeefa0e54c4269d488de15b342dc">MXC_R_RPU_SPIXIPM</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXIPM</div><div class="ttdoc">Offset from RPU Base Address:  0x0260 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:241</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga01b922fb60ac3bd05effd03440ea8a52"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a></div><div class="ttdeci">#define MXC_R_RPU_HTIMER0</div><div class="ttdoc">Offset from RPU Base Address:  0x01B0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:236</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga1d0f34cba28bac53dc792c9771bac914"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a></div><div class="ttdeci">#define MXC_R_RPU_SIMO</div><div class="ttdoc">Offset from RPU Base Address:  0x0044 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:221</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaf1f0e4cd8e917fb7623020ecc35db7b8"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a></div><div class="ttdeci">#define MXC_R_RPU_TMR3</div><div class="ttdoc">Offset from RPU Base Address:  0x0130 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:233</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga83f9fb182fac2146eeb38d7f4c2f48f1"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a></div><div class="ttdeci">#define MXC_R_RPU_USBHS</div><div class="ttdoc">Offset from RPU Base Address:  0x0B10 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:266</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaccea9e5decdbbb8f69e6bb4c7f5f835b"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a></div><div class="ttdeci">#define MXC_R_RPU_TMR4</div><div class="ttdoc">Offset from RPU Base Address:  0x0140 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:234</div></div>
<div class="ttc" id="group__rpu_html_gacd1d152f5e763d4dd8b062d3951f8e4d"><div class="ttname"><a href="group__rpu.html#gacd1d152f5e763d4dd8b062d3951f8e4d">RPU_Disallow</a></div><div class="ttdeci">int RPU_Disallow(rpu_device_t periph, uint32_t disallow_mask)</div><div class="ttdoc">Disable access to peripherals restricted by the RPU This function must be called from handler (privil...</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga27265f4239201e692c712210d163545a"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga27265f4239201e692c712210d163545a">MXC_R_RPU_SPIXIPMC</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXIPMC</div><div class="ttdoc">Offset from RPU Base Address:  0x0270 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:242</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gac36de9b35c4c19ac0261ea7dbedf87fe"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gac36de9b35c4c19ac0261ea7dbedf87fe">MXC_R_RPU_ICACHE0</a></div><div class="ttdeci">#define MXC_R_RPU_ICACHE0</div><div class="ttdoc">Offset from RPU Base Address:  0x02A0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:246</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga3aa16487adf823d6da62ef102304513a"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a></div><div class="ttdeci">#define MXC_R_RPU_PWRSEQ</div><div class="ttdoc">Offset from RPU Base Address:  0x0068 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:226</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga8a5327625d0202b91e35df282035fb15"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a></div><div class="ttdeci">#define MXC_R_RPU_SDMA</div><div class="ttdoc">Offset from RPU Base Address:  0x0360 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:252</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga2f9642cfb30ad9b3022f70b6866a7b66"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a></div><div class="ttdeci">#define MXC_R_RPU_OWM</div><div class="ttdoc">Offset from RPU Base Address:  0x03D0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:256</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga825b219b3f230d1b1e46121a81330e2b"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a></div><div class="ttdeci">#define MXC_R_RPU_GCR</div><div class="ttdoc">Offset from RPU Base Address:  0x0000 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:213</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gae24964c3e6e7e54d4fd0b233f54f1c0e"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gae24964c3e6e7e54d4fd0b233f54f1c0e">MXC_R_RPU_CRYPTO</a></div><div class="ttdeci">#define MXC_R_RPU_CRYPTO</div><div class="ttdoc">Offset from RPU Base Address:  0x000C </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:216</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gac516a6afad33b1224b22756bf1eb996c"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a></div><div class="ttdeci">#define MXC_R_RPU_UART2</div><div class="ttdoc">Offset from RPU Base Address:  0x0440 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:260</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gab2d78a4ac627079ab600e4d70f37f9d6"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a></div><div class="ttdeci">#define MXC_R_RPU_TMR0</div><div class="ttdoc">Offset from RPU Base Address:  0x0100 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:230</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaae53b6ab781ae22de703e2eefe48cf8a"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a></div><div class="ttdeci">#define MXC_R_RPU_DMA1</div><div class="ttdoc">Offset from RPU Base Address:  0x0350 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:251</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga195ab65b469105cd3b9f94f39a9f2211"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a></div><div class="ttdeci">#define MXC_R_RPU_WUT</div><div class="ttdoc">Offset from RPU Base Address:  0x0064 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:225</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga057a038e76a4e64b85b8ae1a1efea609"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a></div><div class="ttdeci">#define MXC_R_RPU_DMA0</div><div class="ttdoc">Offset from RPU Base Address:  0x0280 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:243</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga6b246b4f9b96120df219e2bd17136c2b"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a></div><div class="ttdeci">#define MXC_R_RPU_SMON</div><div class="ttdoc">Offset from RPU Base Address:  0x0040 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:220</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga8fc796061e0da47243c5094a440b24af"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga8fc796061e0da47243c5094a440b24af">MXC_R_RPU_SPIXIPMFIFO</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXIPMFIFO</div><div class="ttdoc">Offset from RPU Base Address:  0x0BC0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:268</div></div>
<div class="ttc" id="group__rpu_html_ga11efbaa7edfce3dc888e04b4ba042a67"><div class="ttname"><a href="group__rpu.html#ga11efbaa7edfce3dc888e04b4ba042a67">RPU_Allow</a></div><div class="ttdeci">int RPU_Allow(rpu_device_t periph, uint32_t allow_mask)</div><div class="ttdoc">Enable access to peripherals restricted by the RPU This function must be called from handler (privile...</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gabeb20fbe45ae0c66dd64e810e63981ca"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gabeb20fbe45ae0c66dd64e810e63981ca">MXC_R_RPU_QSPI2</a></div><div class="ttdeci">#define MXC_R_RPU_QSPI2</div><div class="ttdoc">Offset from RPU Base Address:  0x0480 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:262</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gaa58379e2534bb94356a25513fcd63fb9"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a></div><div class="ttdeci">#define MXC_R_RPU_HTIMER1</div><div class="ttdoc">Offset from RPU Base Address:  0x01C0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:237</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gab8f74f1ffbabee67c6e99a7ec0db1ec1"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a></div><div class="ttdeci">#define MXC_R_RPU_UART1</div><div class="ttdoc">Offset from RPU Base Address:  0x0430 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:259</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga941d1c10cedf99ac6175ffe1fd13348c"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a></div><div class="ttdeci">#define MXC_R_RPU_TRNG</div><div class="ttdoc">Offset from RPU Base Address:  0x04D0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:264</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga08e5da34f084d5828f0b7d87de0e3934"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a></div><div class="ttdeci">#define MXC_R_RPU_SIR</div><div class="ttdoc">Offset from RPU Base Address:  0x0004 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:214</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gae16a302687610cb6cfaf2f06b92f3945"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gae16a302687610cb6cfaf2f06b92f3945">MXC_R_RPU_SPID</a></div><div class="ttdeci">#define MXC_R_RPU_SPID</div><div class="ttdoc">Offset from RPU Base Address:  0x03A0 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:254</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_gae15f816006a79932498b5ecb7ca815be"><div class="ttname"><a href="group__RPU__Register__Offsets.html#gae15f816006a79932498b5ecb7ca815be">MXC_R_RPU_QSPI1</a></div><div class="ttdeci">#define MXC_R_RPU_QSPI1</div><div class="ttdoc">Offset from RPU Base Address:  0x0460 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:261</div></div>
<div class="ttc" id="group__rpu_html_ga03bddd9598ed86c12629456c6c1b4719"><div class="ttname"><a href="group__rpu.html#ga03bddd9598ed86c12629456c6c1b4719">RPU_IsAllowed</a></div><div class="ttdeci">int RPU_IsAllowed(void)</div><div class="ttdoc">Check to see if this process is running in handler mode. </div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga5ddb3702ca58e824b39080fd943ad0e8"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a></div><div class="ttdeci">#define MXC_R_RPU_ADC</div><div class="ttdoc">Offset from RPU Base Address:  0x0340 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:250</div></div>
<div class="ttc" id="group__RPU__Register__Offsets_html_ga85374954f0649679ed9bb6c2285462a0"><div class="ttname"><a href="group__RPU__Register__Offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a></div><div class="ttdeci">#define MXC_R_RPU_UART0</div><div class="ttdoc">Offset from RPU Base Address:  0x0420 </div><div class="ttdef"><b>Definition:</b> rpu_regs.h:258</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_8b84def7f92e4c1aeb1cb8246950e49a.html">MAX32665PeriphDriver</a></li><li class="navelem"><a class="el" href="dir_54d94187d612fdae98c36926bfed92c3.html">Include</a></li><li class="navelem"><b>rpu.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
