Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr 05 12:14:46 2016
| Host         : nsarras-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    15 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           25 |
| Yes          | No                    | Yes                    |              17 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | w_ptr[3]_i_1_n_0         | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | r_ptr[3]_i_1_n_0         | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | mem[7][7]_i_1_n_0        |                  |                3 |              8 |
|  clk_IBUF_BUFG | mem[6][7]_i_1_n_0        |                  |                3 |              8 |
|  clk_IBUF_BUFG | mem[5][7]_i_1_n_0        |                  |                3 |              8 |
|  clk_IBUF_BUFG | mem[4][7]_i_1_n_0        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mem[3][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | mem[2][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | mem[1][7]_i_1_n_0        |                  |                2 |              8 |
|  clk_IBUF_BUFG | mem[0][7]_i_1_n_0        |                  |                4 |              8 |
|  clk_IBUF_BUFG | D_out_retimed[7]_i_1_n_0 | rst_IBUF         |                6 |              9 |
+----------------+--------------------------+------------------+------------------+----------------+


