Notice 0: Reading LEF file:  /openLANE_flow/designs/caravel/openlane/digital_pll/runs/digital_pll/tmp/merged.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/caravel/openlane/digital_pll/runs/digital_pll/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/caravel/openlane/digital_pll/runs/digital_pll/results/routing/digital_pll.def
Notice 0: Design: digital_pll
Notice 0:     Created 39 pins.
Notice 0:     Created 1647 components and 4615 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 399 nets and 1320 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/caravel/openlane/digital_pll/runs/digital_pll/results/routing/digital_pll.def
Top-level design name: digital_pll
Found port VPWR of type SIGNAL
Found port VGND of type SIGNAL
Power net:  VPWR
Ground net: VGND
Modified power connections of 1647 cells (Remaining: 0 ).
