Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cc12c5cecfba4a358444d00a7382a582 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Top_tb_time_impl.sdf", for root module "Top_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Top_tb_time_impl.sdf", for root module "Top_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.ClkDiv
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ins_register
Compiling module xil_defaultlib.microPC
Compiling module xil_defaultlib.microCU_top
Compiling module xil_defaultlib.gen_reg
Compiling module xil_defaultlib.gen_MUX
Compiling module xil_defaultlib.gen_MUX_1
Compiling module xil_defaultlib.gen_MUX_2
Compiling module xil_defaultlib.gen_MUX_3
Compiling module xil_defaultlib.gen_MUX_4
Compiling module xil_defaultlib.gen_reg_5
Compiling module xil_defaultlib.gen_reg_6
Compiling module xil_defaultlib.gen_reg_7
Compiling module xil_defaultlib.gen_reg_8
Compiling module xil_defaultlib.ins_reg
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD1
Compiling module xil_defaultlib.RAM32X1S_HD2
Compiling module xil_defaultlib.RAM32X1S_HD3
Compiling module xil_defaultlib.RAM32X1S_HD4
Compiling module xil_defaultlib.RAM32X1S_HD5
Compiling module xil_defaultlib.RAM32X1S_HD6
Compiling module xil_defaultlib.RAM32X1S_HD7
Compiling module xil_defaultlib.RAM32X1S_HD8
Compiling module xil_defaultlib.RAM32X1S_HD9
Compiling module xil_defaultlib.RAM32X1S_HD10
Compiling module xil_defaultlib.RAM32X1S_HD11
Compiling module xil_defaultlib.RAM32X1S_HD12
Compiling module xil_defaultlib.RAM32X1S_HD13
Compiling module xil_defaultlib.RAM32X1S_HD14
Compiling module xil_defaultlib.RAM32X1S_HD15
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM32X1S_HD31
Compiling module xil_defaultlib.RAM32X1S_HD32
Compiling module xil_defaultlib.RAM32X1S_HD33
Compiling module xil_defaultlib.RAM32X1S_HD34
Compiling module xil_defaultlib.RAM32X1S_HD35
Compiling module xil_defaultlib.RAM32X1S_HD36
Compiling module xil_defaultlib.RAM32X1S_HD37
Compiling module xil_defaultlib.RAM32X1S_HD38
Compiling module xil_defaultlib.RAM32X1S_HD39
Compiling module xil_defaultlib.RAM32X1S_HD40
Compiling module xil_defaultlib.RAM32X1S_HD41
Compiling module xil_defaultlib.RAM32X1S_HD42
Compiling module xil_defaultlib.RAM32X1S_HD43
Compiling module xil_defaultlib.RAM32X1S_HD44
Compiling module xil_defaultlib.RAM32X1S_HD45
Compiling module xil_defaultlib.RAM32X1S_HD46
Compiling module xil_defaultlib.RAM32X1S_HD47
Compiling module xil_defaultlib.RAM32X1S_HD48
Compiling module xil_defaultlib.RAM32X1S_HD49
Compiling module xil_defaultlib.RAM32X1S_HD50
Compiling module xil_defaultlib.RAM32X1S_HD51
Compiling module xil_defaultlib.RAM32X1S_HD52
Compiling module xil_defaultlib.RAM32X1S_HD53
Compiling module xil_defaultlib.RAM32X1S_HD54
Compiling module xil_defaultlib.RAM32X1S_HD55
Compiling module xil_defaultlib.RAM32X1S_HD56
Compiling module xil_defaultlib.RAM32X1S_HD57
Compiling module xil_defaultlib.RAM32X1S_HD58
Compiling module xil_defaultlib.RAM32X1S_HD59
Compiling module xil_defaultlib.RAM32X1S_HD60
Compiling module xil_defaultlib.RAM32X1S_HD61
Compiling module xil_defaultlib.RAM32X1S_HD62
Compiling module xil_defaultlib.RAM32X1S_HD63
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_MASK=2'b11,R...
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD64
Compiling module xil_defaultlib.RAM64X1S_HD65
Compiling module xil_defaultlib.RAM64X1S_HD66
Compiling module xil_defaultlib.RAM64X1S_HD67
Compiling module xil_defaultlib.RAM64X1S_HD68
Compiling module xil_defaultlib.RAM64X1S_HD69
Compiling module xil_defaultlib.RAM64X1S_HD70
Compiling module xil_defaultlib.RAM64X1S_HD71
Compiling module xil_defaultlib.RAM64X1S_HD72
Compiling module xil_defaultlib.RAM64X1S_HD73
Compiling module xil_defaultlib.RAM64X1S_HD74
Compiling module xil_defaultlib.RAM64X1S_HD75
Compiling module xil_defaultlib.RAM64X1S_HD76
Compiling module xil_defaultlib.RAM64X1S_HD77
Compiling module xil_defaultlib.RAM64X1S_HD78
Compiling module xil_defaultlib.RAM64X1S_HD79
Compiling module xil_defaultlib.RAM64X1S_HD80
Compiling module xil_defaultlib.RAM64X1S_HD81
Compiling module xil_defaultlib.RAM64X1S_HD82
Compiling module xil_defaultlib.RAM64X1S_HD83
Compiling module xil_defaultlib.RAM64X1S_HD84
Compiling module xil_defaultlib.RAM64X1S_HD85
Compiling module xil_defaultlib.RAM64X1S_HD86
Compiling module xil_defaultlib.RAM64X1S_HD87
Compiling module xil_defaultlib.RAM64X1S_HD88
Compiling module xil_defaultlib.RAM64X1S_HD89
Compiling module xil_defaultlib.RAM64X1S_HD90
Compiling module xil_defaultlib.RAM64X1S_HD91
Compiling module xil_defaultlib.RAM64X1S_HD92
Compiling module xil_defaultlib.RAM64X1S_HD93
Compiling module xil_defaultlib.RAM64X1S_HD94
Compiling module xil_defaultlib.ins_module
Compiling module xil_defaultlib.gen_MUX_9
Compiling module xil_defaultlib.periph_reg
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.datapath_top
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.ClkDiv_0
Compiling module xil_defaultlib.sev_seg
Compiling module xil_defaultlib.Top
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_time_impl
