<def f='llvm/llvm/include/llvm/CodeGen/Register.h' l='84' ll='87' type='static llvm::Register llvm::Register::index2VirtReg(unsigned int Index)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Register.h' l='82'>/// Convert a 0-based index to a virtual register number.
  /// This is the inverse operation of VirtReg2IndexFunctor below.</doc>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='37' u='c' c='_ZN4llvm14VirtRegAuxInfo29calculateSpillWeightsAndHintsEv'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='494' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='508' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1523' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='110' u='c' c='_ZN4llvm13LiveIntervals13releaseMemoryEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='163' u='c' c='_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='203' u='c' c='_ZN4llvm13LiveIntervals15computeVirtRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='710' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='656' u='c' c='_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='795' u='c' c='_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_'/>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='821' u='c' c='_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_RSt6vectorINS_15SparseBitVectorILj128EEESaIS5_EE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='328' u='c' c='_ZL5isSSARKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='301' u='c' c='_ZN4llvm10MIRPrinter7convertERNS_4yaml15MachineFunctionERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1171' u='c' c='_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='287' u='c' c='_ZNK4llvm10LiveRegSet21getRegFromSparseIndexEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='147' u='c' c='_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2585' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2611' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='165' u='c' c='_ZN12_GLOBAL__N_114PHIElimination20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='76' u='c' c='_ZN4llvm12RegAllocBase12seedLiveRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='573' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP24findVRegIntervalsToAllocERKN4llvm15MachineFunctionERNS1_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='394' u='c' c='_ZN12_GLOBAL__N_124RenameIndependentSubregs20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='141' u='c' c='_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='150' u='c' c='_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_115VirtRegRewriter13addMBBLiveInsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='219' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='263' u='c' c='_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_111RegisterSet3x2vEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='175' u='c' c='_ZN12_GLOBAL__N_111RegisterSet3x2vEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='227' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='234' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='247' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='284' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs18partitionRegistersERSt3mapIjSt3setIjSt4lessIjESaIjEES4_SaISt4pairIKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp' l='1643' u='c' c='_ZN4llvm15NVPTXAsmPrinter34setAndEmitFunctionVirtualRegistersERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='249' u='c' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyOptimizeLiveIntervals.cpp' l='85' u='c' c='_ZN12_GLOBAL__N_132WebAssemblyOptimizeLiveIntervals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='98' u='c' c='_ZN12_GLOBAL__N_134WebAssemblyPrepareForLiveIntervals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='101' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegColoring20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp' l='92' u='c' c='_ZN12_GLOBAL__N_123WebAssemblyRegNumbering20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='752' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='148' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='159' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
