;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-130
	MOV -1, <-28
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	SUB @107, 106
	ADD -270, 60
	SLT 270, 60
	ADD -70, -90
	SUB @0, @302
	ADD 275, 50
	MOV 7, <20
	CMP @0, @2
	CMP @0, @2
	SUB @127, 105
	SUB 0, 40
	SUB @0, @302
	SUB @0, @302
	SUB @0, @302
	SUB @0, @2
	MOV -7, -20
	CMP @0, @2
	ADD -270, 60
	SLT 270, 60
	CMP #0, @40
	CMP #0, @40
	SUB @0, @2
	SUB @400, @2
	ADD -270, 60
	SUB #0, 9
	ADD #0, 9
	SLT 270, 60
	SLT 270, 60
	ADD 270, 60
	MOV -7, -20
	SUB #-70, @-200
	SUB #-70, @-200
	SPL <0, <-4
	JMZ 130, 59
	JMZ 430, 59
	SUB @127, 106
	SUB @107, 106
	SUB @107, 106
	SPL <0, <-4
	JMZ 130, 59
	SUB @127, 106
	SUB #72, @300
	MOV -7, -20
	MOV -7, <-20
	CMP -207, <-130
	SPL <0, <-4
