/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [26:0] _02_;
  wire [6:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_7z ? celloutsig_1_3z[9] : celloutsig_1_4z[0];
  assign celloutsig_0_20z = celloutsig_0_4z ? _00_ : celloutsig_0_17z;
  assign celloutsig_0_23z = in_data[10] ? celloutsig_0_16z : celloutsig_0_4z;
  assign celloutsig_0_14z = ~((celloutsig_0_2z[2] | celloutsig_0_9z) & (celloutsig_0_9z | celloutsig_0_1z));
  assign celloutsig_0_17z = ~((celloutsig_0_8z[0] | celloutsig_0_2z[0]) & (celloutsig_0_8z[4] | celloutsig_0_15z));
  assign celloutsig_1_1z = in_data[129] | celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_0z;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_1_4z[1], celloutsig_1_10z[3:2], celloutsig_1_9z, celloutsig_1_10z[0], celloutsig_1_4z, celloutsig_1_5z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 27'h0000000;
    else _02_ <= { in_data[43:19], celloutsig_0_1z, celloutsig_0_6z };
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_0_11z[5:0], celloutsig_0_6z };
  assign { _03_[6:1], _00_ } = _13_;
  assign celloutsig_0_24z = { celloutsig_0_12z[5:1], celloutsig_0_12z } & { celloutsig_0_11z[5:1], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_25z = _03_[5:1] & celloutsig_0_11z[6:2];
  assign celloutsig_0_36z = { celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_22z } == { celloutsig_0_26z[5:3], celloutsig_0_32z };
  assign celloutsig_1_2z = in_data[112:98] == { in_data[137:124], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[124:117] == celloutsig_1_3z[8:1];
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } == { celloutsig_1_3z[8:5], celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } == in_data[179:173];
  assign celloutsig_0_6z = { in_data[63:59], celloutsig_0_1z } == celloutsig_0_2z[6:1];
  assign celloutsig_0_15z = _02_[25:4] == { _02_[17:7], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z } == { celloutsig_0_12z[6:2], celloutsig_0_5z, celloutsig_0_4z, _03_[6:1], _00_, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_32z = celloutsig_0_12z[4:0] > { in_data[21:18], celloutsig_0_18z };
  assign celloutsig_0_5z = { in_data[11:7], celloutsig_0_4z } || celloutsig_0_0z[5:0];
  assign celloutsig_0_16z = celloutsig_0_10z[9:2] || { celloutsig_0_0z[7:1], celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[51] ? in_data[46:39] : in_data[16:9];
  assign celloutsig_1_3z = celloutsig_1_0z ? { in_data[117:108], 1'h1 } : { in_data[182:173], celloutsig_1_1z };
  assign { celloutsig_1_10z[3:2], celloutsig_1_10z[0] } = celloutsig_1_3z[10] ? { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z } : { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_10z = in_data[95] ? { celloutsig_0_0z[6:2], celloutsig_0_8z, celloutsig_0_4z } : _02_[13:3];
  assign celloutsig_0_11z = celloutsig_0_0z[7] ? celloutsig_0_10z[9:1] : { _02_[7:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_12z = celloutsig_0_9z ? { celloutsig_0_0z, celloutsig_0_5z } : { celloutsig_0_10z[8:1], celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_12z[5] ? { celloutsig_0_10z[2:0], celloutsig_0_22z, _03_[6:1], _00_, celloutsig_0_0z } : { celloutsig_0_24z[11:3], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_1_7z = { in_data[129:127], celloutsig_1_3z } !== { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_9z = { _02_[19:18], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } !== { celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_26z[16:14], celloutsig_0_9z, celloutsig_0_1z } | { celloutsig_0_11z[3:2], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_19z };
  assign celloutsig_1_4z = celloutsig_1_3z[2:0] | { celloutsig_1_3z[4:3], celloutsig_1_0z };
  assign celloutsig_1_18z = _01_[7:1] | celloutsig_1_3z[8:2];
  assign celloutsig_0_4z = ~^ in_data[7:4];
  assign celloutsig_1_0z = ~^ in_data[149:137];
  assign celloutsig_0_1z = ~^ { in_data[23:19], celloutsig_0_0z };
  assign celloutsig_0_18z = ~^ { _03_[6:1], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_22z = ~^ { _02_[9:3], celloutsig_0_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[1:0], celloutsig_0_1z } - { celloutsig_0_0z[3:2], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[4:1], celloutsig_0_6z } - { celloutsig_0_3z[2:1], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[63:56] - celloutsig_0_0z;
  assign celloutsig_0_21z = celloutsig_0_11z[4:0] - celloutsig_0_8z;
  assign celloutsig_0_33z = ~((celloutsig_0_16z & celloutsig_0_11z[5]) | (celloutsig_0_9z & celloutsig_0_20z));
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_9z) | (celloutsig_1_6z & celloutsig_1_14z));
  assign _03_[0] = _00_;
  assign celloutsig_1_10z[1] = celloutsig_1_9z;
  assign { out_data[134:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
