Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 13:19:22 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 4.659ns (45.569%)  route 5.565ns (54.431%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981     3.433    C1/p_0_out[2]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.298     3.731 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.957     6.688    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.536    10.223 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.223    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.100ns  (logic 4.662ns (46.162%)  route 5.438ns (53.838%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.882     3.334    C1/p_0_out[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I1_O)        0.298     3.632 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.561    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    10.100 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.100    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.935ns  (logic 4.892ns (49.237%)  route 5.043ns (50.763%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     3.428    C1/p_0_out[2]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.328     3.756 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     6.196    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.739     9.935 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.935    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 4.659ns (47.653%)  route 5.118ns (52.347%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     3.428    C1/p_0_out[2]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.298     3.726 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.516     6.241    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     9.778 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.778    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.862ns (50.146%)  route 4.833ns (49.854%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.139     3.591    C1/p_0_out[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.328     3.919 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.067     5.986    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.709     9.695 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.695    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 4.641ns (48.771%)  route 4.875ns (51.229%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.139     3.591    C1/p_0_out[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.298     3.889 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.998    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518     9.515 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.515    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.172ns  (logic 4.104ns (44.745%)  route 5.068ns (55.255%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[18]/Q
                         net (fo=17, routed)          0.848     1.304    C1/sel0[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I0_O)        0.124     1.428 r  C1/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.220     5.648    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     9.172 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.172    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 4.862ns (53.439%)  route 4.237ns (46.561%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.627     2.083    C1/sel0[0]
    SLICE_X1Y38          LUT6 (Prop_lut6_I4_O)        0.124     2.207 r  C1/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.207    C1/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y38          MUXF7 (Prop_muxf7_I1_O)      0.245     2.452 r  C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.882     3.334    C1/p_0_out[2]
    SLICE_X1Y37          LUT4 (Prop_lut4_I2_O)        0.291     3.625 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.728     5.353    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.746     9.099 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.099    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.357ns (51.756%)  route 4.061ns (48.244%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.932     2.388    C1/sel0[0]
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.152     2.540 r  C1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.129     4.669    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749     8.417 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.417    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.135ns (50.633%)  route 4.032ns (49.367%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[17]/Q
                         net (fo=17, routed)          1.932     2.388    C1/sel0[0]
    SLICE_X1Y39          LUT3 (Prop_lut3_I2_O)        0.124     2.512 r  C1/anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.100     4.612    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555     8.167 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.167    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  C1/cnt_reg[10]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  C1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  C1/cnt_reg[14]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[14]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[12]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  C1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  C1/cnt_reg[22]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[22]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[20]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  C1/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  C1/cnt_reg[2]/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[2]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[0]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  C1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  C1/cnt_reg[6]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    C1/cnt_reg_n_0_[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  C1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    C1/cnt_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  C1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  C1/cnt_reg[42]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[42]/Q
                         net (fo=2, routed)           0.133     0.274    C1/data4[3]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  C1/cnt_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    C1/cnt_reg[40]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  C1/cnt_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  C1/cnt_reg[18]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[18]/Q
                         net (fo=17, routed)          0.134     0.275    C1/sel0[1]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  C1/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    C1/cnt_reg[16]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  C1/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  C1/cnt_reg[30]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    C1/data1[3]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  C1/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    C1/cnt_reg[28]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  C1/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  C1/cnt_reg[38]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[38]/Q
                         net (fo=2, routed)           0.134     0.275    C1/data3[3]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  C1/cnt_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    C1/cnt_reg[36]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  C1/cnt_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  C1/cnt_reg[46]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/cnt_reg[46]/Q
                         net (fo=2, routed)           0.134     0.275    C1/data5[3]
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  C1/cnt_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    C1/cnt_reg[44]_i_1_n_5
    SLICE_X0Y39          FDRE                                         r  C1/cnt_reg[46]/D
  -------------------------------------------------------------------    -------------------





