Yael Abarbanel , Ilan Beer , Leonid Glushovsky , Sharon Keidar , Yaron Wolfsthal, FoCs: Automatic Generation of Simulation Checkers from Formal Specifications, Proceedings of the 12th International Conference on Computer Aided Verification, p.538-542, July 15-19, 2000
Sigal Asaf , Eitan Marcus , Avi Ziv, Defining coverage views to improve functional coverage analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996579]
Ilan Beer , Shoham Ben-David , Cindy Eisner , Avner Landver, RuleBase: an industry-oriented formal verification tool, Proceedings of the 33rd annual Design Automation Conference, p.655-660, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240642]
Nicola Bombieri , Andrea Fedeli , Franco Fummi, On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling, Proceedings of the Sixth International Workshop on Microprocessor Test and Verification, p.127-132, November 03-05, 2005[doi>10.1109/MTV.2005.15]
Brahme, D., Cox, S., Gallo, J., Glasser, M., Grundmann, W., Norris Ip, C., Paulsen, W., Pierce, J., Rose, J., Shea, D., and Whiting, K. 2000. The transaction-based verification methodology. Tech. Rep. CDNL-TR-2000-0825, Cadence Berkeley Labs.
Breuer, M., Abramovici, M., and Friedman., A. 1990. Digital Systems Testing and Testable Design. IEEE Press.
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
Cheng, K.-T. and Jou, J.-Y. 1990. A single-state-transition fault model for sequential machines. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD), 226--229.
Chockler, H., Kupferman, O., Kurshan, R. P., and Vardi, M. Y. 2001. A practical approach to coverage in model checking. In Proceedigs of the International Conference on Computer-Aided Verification (CAV), 66--78.
Clarke, E., Grumberg, D., and Peled, D. 2000. Model Checking. MIT Press.
E. M. Clarke , O. Grumberg , K. L. McMillan , X. Zhao, Efficient generation of counterexamples and witnesses in symbolic model checking, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.427-432, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217565]
E. A. Emerson , Joseph Y. Halpern, Decision procedures and expressiveness in the temporal logic of branching time, Journal of Computer and System Sciences, v.30 n.1, p.1-24, Feb. 1985[doi>10.1016/0022-0000(85)90001-7]
Franco Fummi , Graziano Pravadelli , Andrea Fedeli , Umberto Rossi , Franco Toto, On the Use of a High-Level Fault Model to Check Properties Incompleteness, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.145, June 24-26, 2003
Fabrizio Ferrandi , Franco Fummi , Luca Gerli , Donatella Sciuto, Symbolic functional vector generation for VHDL specifications, Proceedings of the conference on Design, automation and test in Europe, p.93-es, January 1999, Munich, Germany[doi>10.1145/307418.307541]
Ferrandi, F., Fummi, F., Pravadelli, G., and Sciuto, D. 2003. Identification of design erros through functional testing. IEEE Trans. Reliabil. 52, 4, 400--412.
Harry Foster , David Lacey , Adam Krolnik, Assertion-Based Design, Kluwer Academic Publishers, Norwell, MA, 2003
Franco Fummi , Graziano Pravadelli , Franco Toto, Coverage of Formal Properties Based on a High-Level Fault Model and Functional ATPG, Proceedings of the 10th IEEE European Symposium on Test, p.162-167, May 22-25, 2005[doi>10.1109/ETS.2005.12]
Sumit Ghosh , Tapan J. Chakraborty, On behavior fault modeling for digital designs, Journal of Electronic Testing: Theory and Applications, v.2 n.2, p.135-151, June 1991[doi>10.1007/BF00133499]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Yatin Hoskote , Timothy Kam , Pei-Hsin Ho , Xudong Zhao, Coverage estimation for symbolic model checking, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.300-305, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309936]
Nikhil Jayakumar , Mitra Purandare , Fabio Somenzi, Dos and don'ts of CTL state coverage estimation, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775908]
Rohit Jindal , Kshitiz Jain, Verification of Transaction-Level SystemC models using RTL Testbenches, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.199, June 24-26, 2003
Katz, S., Grumberg, O., and Geist, D. 1999. Have I written enough properties&quest; A method of comparison between specification and implementation. In Proceedings of the IFIP Correct Hardware Design and Verification Methods (CHARME). 280--297.
Young-Su Kwon , Young-Il Kim , Chong-Min Kyung, Systematic functional coverage metric synthesis from hierarchical temporal event relation graph, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996580]
Lee, T.-C. and Hsiung, P.-A. 2004. Mutation coverage estimation for model checking. In Proceedings of the International Symposium on Automated Technology for Verification and Analysis. Lecture Notes in Computer Science, vol. 3299. Springer, 534--368.
Lichtenstein, O. and Pnueli, A. 2000. Propositional temporal logics: Decidability and completeness. Logic J. Interest Group Pure Appl. Logic 8, 55--85.
Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993
Glenford J. Myers, Art of Software Testing, John Wiley & Sons, Inc., New York, NY, 1979
Norris Ip, C. and Swan, S. 2003. A tutorial introduction on the new systemc verification standard. White paper. www.systemc.org.
Politecnico di Torino. 1999. ITC-99 benchmarks. In http://www.cad.polito.it/tools/itc99.html.
Reynolds, M. 2001. An axiomatization of full computation tree logic. J. Symbol. Logic 66, 3, 1011--1057.
Rose, A., Swan, S., Pierce, J., and Fernandez, J.-M. 2004. Transaction level modeling in systemC. White paper. www.systemc.org.
M. B. Santos , F. M. GonÃ§alves , I. C. Teixeira , J. P. Teixeira, RTL-Based Functional Test Generation for High Defects Coverage in Digital SOCs, Proceedings of the IEEE European Test Workshop, p.99, May 23-26, 2000
Man-Yun Su , Che-Hua Shih , Juinn-Dar Huang , Jing-Yang Jou, FSM-based transaction-level functional coverage for interface compliance verification, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118411]
Xingwen Xu , Shinji Kimura , Kazunari Horikawa , Takehiko Tsuchiya, Transition-based coverage estimation for symbolic model checking, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118303]
Zhong-hai, W. and Yi-zheng, Y. 2005. The improvement for transaction level verification functional coverage. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 5850--5853.
