// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_68 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_392_p2;
reg   [0:0] icmp_ln86_reg_1380;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1380_pp0_iter3_reg;
wire   [0:0] icmp_ln86_888_fu_398_p2;
reg   [0:0] icmp_ln86_888_reg_1391;
wire   [0:0] icmp_ln86_889_fu_404_p2;
reg   [0:0] icmp_ln86_889_reg_1396;
reg   [0:0] icmp_ln86_889_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_889_reg_1396_pp0_iter2_reg;
wire   [0:0] icmp_ln86_890_fu_410_p2;
reg   [0:0] icmp_ln86_890_reg_1402;
wire   [0:0] icmp_ln86_891_fu_416_p2;
reg   [0:0] icmp_ln86_891_reg_1408;
reg   [0:0] icmp_ln86_891_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_892_fu_422_p2;
reg   [0:0] icmp_ln86_892_reg_1414;
reg   [0:0] icmp_ln86_892_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_892_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_892_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_893_fu_428_p2;
reg   [0:0] icmp_ln86_893_reg_1420;
reg   [0:0] icmp_ln86_893_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_893_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_893_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_894_fu_434_p2;
reg   [0:0] icmp_ln86_894_reg_1426;
wire   [0:0] icmp_ln86_895_fu_440_p2;
reg   [0:0] icmp_ln86_895_reg_1432;
reg   [0:0] icmp_ln86_895_reg_1432_pp0_iter1_reg;
wire   [0:0] icmp_ln86_896_fu_446_p2;
reg   [0:0] icmp_ln86_896_reg_1438;
reg   [0:0] icmp_ln86_896_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_896_reg_1438_pp0_iter2_reg;
wire   [0:0] icmp_ln86_897_fu_452_p2;
reg   [0:0] icmp_ln86_897_reg_1444;
reg   [0:0] icmp_ln86_897_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_897_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_897_reg_1444_pp0_iter3_reg;
wire   [0:0] icmp_ln86_898_fu_458_p2;
reg   [0:0] icmp_ln86_898_reg_1450;
reg   [0:0] icmp_ln86_898_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_898_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_898_reg_1450_pp0_iter3_reg;
wire   [0:0] icmp_ln86_899_fu_464_p2;
reg   [0:0] icmp_ln86_899_reg_1456;
reg   [0:0] icmp_ln86_899_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_899_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_899_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_899_reg_1456_pp0_iter4_reg;
wire   [0:0] icmp_ln86_900_fu_470_p2;
reg   [0:0] icmp_ln86_900_reg_1462;
reg   [0:0] icmp_ln86_900_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_900_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_900_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_900_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_900_reg_1462_pp0_iter5_reg;
wire   [0:0] icmp_ln86_901_fu_476_p2;
reg   [0:0] icmp_ln86_901_reg_1468;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter4_reg;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter5_reg;
reg   [0:0] icmp_ln86_901_reg_1468_pp0_iter6_reg;
wire   [0:0] icmp_ln86_902_fu_482_p2;
reg   [0:0] icmp_ln86_902_reg_1474;
reg   [0:0] icmp_ln86_902_reg_1474_pp0_iter1_reg;
wire   [0:0] icmp_ln86_903_fu_488_p2;
reg   [0:0] icmp_ln86_903_reg_1479;
wire   [0:0] icmp_ln86_904_fu_494_p2;
reg   [0:0] icmp_ln86_904_reg_1484;
reg   [0:0] icmp_ln86_904_reg_1484_pp0_iter1_reg;
wire   [0:0] icmp_ln86_905_fu_500_p2;
reg   [0:0] icmp_ln86_905_reg_1489;
reg   [0:0] icmp_ln86_905_reg_1489_pp0_iter1_reg;
wire   [0:0] icmp_ln86_906_fu_506_p2;
reg   [0:0] icmp_ln86_906_reg_1494;
reg   [0:0] icmp_ln86_906_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_906_reg_1494_pp0_iter2_reg;
wire   [0:0] icmp_ln86_907_fu_512_p2;
reg   [0:0] icmp_ln86_907_reg_1499;
reg   [0:0] icmp_ln86_907_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_907_reg_1499_pp0_iter2_reg;
wire   [0:0] icmp_ln86_908_fu_518_p2;
reg   [0:0] icmp_ln86_908_reg_1504;
reg   [0:0] icmp_ln86_908_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_908_reg_1504_pp0_iter2_reg;
wire   [0:0] icmp_ln86_909_fu_524_p2;
reg   [0:0] icmp_ln86_909_reg_1509;
reg   [0:0] icmp_ln86_909_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_909_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_909_reg_1509_pp0_iter3_reg;
wire   [0:0] icmp_ln86_910_fu_530_p2;
reg   [0:0] icmp_ln86_910_reg_1514;
reg   [0:0] icmp_ln86_910_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_910_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_910_reg_1514_pp0_iter3_reg;
wire   [0:0] icmp_ln86_911_fu_536_p2;
reg   [0:0] icmp_ln86_911_reg_1519;
reg   [0:0] icmp_ln86_911_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_911_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_911_reg_1519_pp0_iter3_reg;
wire   [0:0] icmp_ln86_912_fu_542_p2;
reg   [0:0] icmp_ln86_912_reg_1524;
reg   [0:0] icmp_ln86_912_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_912_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_912_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_912_reg_1524_pp0_iter4_reg;
wire   [0:0] icmp_ln86_913_fu_548_p2;
reg   [0:0] icmp_ln86_913_reg_1529;
reg   [0:0] icmp_ln86_913_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_913_reg_1529_pp0_iter2_reg;
reg   [0:0] icmp_ln86_913_reg_1529_pp0_iter3_reg;
reg   [0:0] icmp_ln86_913_reg_1529_pp0_iter4_reg;
wire   [0:0] icmp_ln86_914_fu_554_p2;
reg   [0:0] icmp_ln86_914_reg_1534;
reg   [0:0] icmp_ln86_914_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_914_reg_1534_pp0_iter2_reg;
reg   [0:0] icmp_ln86_914_reg_1534_pp0_iter3_reg;
reg   [0:0] icmp_ln86_914_reg_1534_pp0_iter4_reg;
wire   [0:0] icmp_ln86_915_fu_560_p2;
reg   [0:0] icmp_ln86_915_reg_1539;
reg   [0:0] icmp_ln86_915_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_915_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_915_reg_1539_pp0_iter3_reg;
reg   [0:0] icmp_ln86_915_reg_1539_pp0_iter4_reg;
reg   [0:0] icmp_ln86_915_reg_1539_pp0_iter5_reg;
wire   [0:0] icmp_ln86_916_fu_566_p2;
reg   [0:0] icmp_ln86_916_reg_1544;
reg   [0:0] icmp_ln86_916_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_916_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_916_reg_1544_pp0_iter3_reg;
reg   [0:0] icmp_ln86_916_reg_1544_pp0_iter4_reg;
reg   [0:0] icmp_ln86_916_reg_1544_pp0_iter5_reg;
wire   [0:0] icmp_ln86_917_fu_572_p2;
reg   [0:0] icmp_ln86_917_reg_1549;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter3_reg;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter4_reg;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter5_reg;
reg   [0:0] icmp_ln86_917_reg_1549_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_578_p2;
reg   [0:0] and_ln102_reg_1554;
reg   [0:0] and_ln102_reg_1554_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1554_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_589_p2;
reg   [0:0] and_ln104_reg_1564;
wire   [0:0] and_ln102_1089_fu_594_p2;
reg   [0:0] and_ln102_1089_reg_1570;
wire   [0:0] and_ln104_162_fu_603_p2;
reg   [0:0] and_ln104_162_reg_1577;
wire   [0:0] and_ln102_1093_fu_608_p2;
reg   [0:0] and_ln102_1093_reg_1582;
wire   [0:0] and_ln102_1094_fu_618_p2;
reg   [0:0] and_ln102_1094_reg_1588;
wire   [0:0] or_ln117_fu_634_p2;
reg   [0:0] or_ln117_reg_1594;
wire   [0:0] xor_ln104_fu_640_p2;
reg   [0:0] xor_ln104_reg_1599;
wire   [0:0] and_ln102_1090_fu_645_p2;
reg   [0:0] and_ln102_1090_reg_1605;
wire   [0:0] and_ln104_163_fu_654_p2;
reg   [0:0] and_ln104_163_reg_1611;
reg   [0:0] and_ln104_163_reg_1611_pp0_iter3_reg;
wire   [0:0] and_ln102_1095_fu_664_p2;
reg   [0:0] and_ln102_1095_reg_1617;
wire   [3:0] select_ln117_866_fu_765_p3;
reg   [3:0] select_ln117_866_reg_1622;
wire   [0:0] or_ln117_791_fu_772_p2;
reg   [0:0] or_ln117_791_reg_1627;
wire   [0:0] and_ln102_1088_fu_777_p2;
reg   [0:0] and_ln102_1088_reg_1633;
wire   [0:0] and_ln104_161_fu_786_p2;
reg   [0:0] and_ln104_161_reg_1639;
wire   [0:0] and_ln102_1091_fu_791_p2;
reg   [0:0] and_ln102_1091_reg_1645;
wire   [0:0] and_ln102_1097_fu_805_p2;
reg   [0:0] and_ln102_1097_reg_1651;
wire   [0:0] or_ln117_795_fu_879_p2;
reg   [0:0] or_ln117_795_reg_1657;
wire   [3:0] select_ln117_872_fu_893_p3;
reg   [3:0] select_ln117_872_reg_1662;
wire   [0:0] and_ln104_164_fu_906_p2;
reg   [0:0] and_ln104_164_reg_1667;
wire   [0:0] and_ln102_1092_fu_911_p2;
reg   [0:0] and_ln102_1092_reg_1672;
reg   [0:0] and_ln102_1092_reg_1672_pp0_iter5_reg;
wire   [0:0] and_ln104_165_fu_920_p2;
reg   [0:0] and_ln104_165_reg_1679;
reg   [0:0] and_ln104_165_reg_1679_pp0_iter5_reg;
reg   [0:0] and_ln104_165_reg_1679_pp0_iter6_reg;
wire   [0:0] and_ln102_1098_fu_935_p2;
reg   [0:0] and_ln102_1098_reg_1685;
wire   [0:0] or_ln117_800_fu_1018_p2;
reg   [0:0] or_ln117_800_reg_1690;
wire   [4:0] select_ln117_878_fu_1030_p3;
reg   [4:0] select_ln117_878_reg_1695;
wire   [0:0] or_ln117_802_fu_1038_p2;
reg   [0:0] or_ln117_802_reg_1700;
wire   [0:0] or_ln117_804_fu_1044_p2;
reg   [0:0] or_ln117_804_reg_1706;
reg   [0:0] or_ln117_804_reg_1706_pp0_iter5_reg;
wire   [0:0] or_ln117_806_fu_1120_p2;
reg   [0:0] or_ln117_806_reg_1714;
wire   [4:0] select_ln117_884_fu_1133_p3;
reg   [4:0] select_ln117_884_reg_1719;
wire   [0:0] or_ln117_810_fu_1195_p2;
reg   [0:0] or_ln117_810_reg_1724;
wire   [4:0] select_ln117_888_fu_1209_p3;
reg   [4:0] select_ln117_888_reg_1729;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_421_fu_584_p2;
wire   [0:0] xor_ln104_423_fu_598_p2;
wire   [0:0] xor_ln104_427_fu_613_p2;
wire   [0:0] and_ln102_1102_fu_623_p2;
wire   [0:0] and_ln102_1103_fu_628_p2;
wire   [0:0] xor_ln104_424_fu_649_p2;
wire   [0:0] xor_ln104_428_fu_659_p2;
wire   [0:0] and_ln102_1105_fu_677_p2;
wire   [0:0] and_ln102_1101_fu_669_p2;
wire   [0:0] xor_ln117_fu_687_p2;
wire   [1:0] zext_ln117_fu_693_p1;
wire   [1:0] select_ln117_fu_697_p3;
wire   [1:0] select_ln117_861_fu_704_p3;
wire   [0:0] and_ln102_1104_fu_673_p2;
wire   [2:0] zext_ln117_94_fu_711_p1;
wire   [0:0] or_ln117_787_fu_715_p2;
wire   [2:0] select_ln117_862_fu_720_p3;
wire   [0:0] or_ln117_788_fu_727_p2;
wire   [0:0] and_ln102_1106_fu_682_p2;
wire   [2:0] select_ln117_863_fu_731_p3;
wire   [0:0] or_ln117_789_fu_739_p2;
wire   [2:0] select_ln117_864_fu_745_p3;
wire   [2:0] select_ln117_865_fu_753_p3;
wire   [3:0] zext_ln117_95_fu_761_p1;
wire   [0:0] xor_ln104_422_fu_781_p2;
wire   [0:0] xor_ln104_429_fu_796_p2;
wire   [0:0] and_ln102_1108_fu_814_p2;
wire   [0:0] and_ln102_1096_fu_801_p2;
wire   [0:0] and_ln102_1107_fu_810_p2;
wire   [0:0] or_ln117_790_fu_829_p2;
wire   [0:0] and_ln102_1109_fu_819_p2;
wire   [3:0] select_ln117_867_fu_834_p3;
wire   [0:0] or_ln117_792_fu_841_p2;
wire   [3:0] select_ln117_868_fu_846_p3;
wire   [0:0] or_ln117_793_fu_853_p2;
wire   [0:0] and_ln102_1110_fu_824_p2;
wire   [3:0] select_ln117_869_fu_857_p3;
wire   [0:0] or_ln117_794_fu_865_p2;
wire   [3:0] select_ln117_870_fu_871_p3;
wire   [3:0] select_ln117_871_fu_885_p3;
wire   [0:0] xor_ln104_425_fu_901_p2;
wire   [0:0] xor_ln104_426_fu_915_p2;
wire   [0:0] xor_ln104_430_fu_925_p2;
wire   [0:0] and_ln102_1111_fu_940_p2;
wire   [0:0] xor_ln104_431_fu_930_p2;
wire   [0:0] and_ln102_1114_fu_954_p2;
wire   [0:0] and_ln102_1112_fu_945_p2;
wire   [0:0] or_ln117_796_fu_964_p2;
wire   [3:0] select_ln117_873_fu_969_p3;
wire   [0:0] and_ln102_1113_fu_950_p2;
wire   [4:0] zext_ln117_96_fu_976_p1;
wire   [0:0] or_ln117_797_fu_980_p2;
wire   [4:0] select_ln117_874_fu_985_p3;
wire   [0:0] or_ln117_798_fu_992_p2;
wire   [0:0] and_ln102_1115_fu_959_p2;
wire   [4:0] select_ln117_875_fu_996_p3;
wire   [0:0] or_ln117_799_fu_1004_p2;
wire   [4:0] select_ln117_876_fu_1010_p3;
wire   [4:0] select_ln117_877_fu_1022_p3;
wire   [0:0] xor_ln104_432_fu_1048_p2;
wire   [0:0] and_ln102_1117_fu_1061_p2;
wire   [0:0] and_ln102_1099_fu_1053_p2;
wire   [0:0] and_ln102_1116_fu_1057_p2;
wire   [0:0] or_ln117_801_fu_1076_p2;
wire   [0:0] and_ln102_1118_fu_1066_p2;
wire   [4:0] select_ln117_879_fu_1081_p3;
wire   [0:0] or_ln117_803_fu_1088_p2;
wire   [4:0] select_ln117_880_fu_1093_p3;
wire   [0:0] and_ln102_1119_fu_1071_p2;
wire   [4:0] select_ln117_881_fu_1100_p3;
wire   [0:0] or_ln117_805_fu_1108_p2;
wire   [4:0] select_ln117_882_fu_1113_p3;
wire   [4:0] select_ln117_883_fu_1125_p3;
wire   [0:0] xor_ln104_433_fu_1141_p2;
wire   [0:0] and_ln102_1120_fu_1150_p2;
wire   [0:0] and_ln102_1100_fu_1146_p2;
wire   [0:0] and_ln102_1121_fu_1155_p2;
wire   [0:0] or_ln117_807_fu_1165_p2;
wire   [0:0] or_ln117_808_fu_1170_p2;
wire   [0:0] and_ln102_1122_fu_1160_p2;
wire   [4:0] select_ln117_885_fu_1174_p3;
wire   [0:0] or_ln117_809_fu_1181_p2;
wire   [4:0] select_ln117_886_fu_1187_p3;
wire   [4:0] select_ln117_887_fu_1201_p3;
wire   [0:0] xor_ln104_434_fu_1217_p2;
wire   [0:0] and_ln102_1123_fu_1222_p2;
wire   [0:0] and_ln102_1124_fu_1227_p2;
wire   [0:0] or_ln117_811_fu_1232_p2;
wire   [11:0] agg_result_fu_1244_p65;
wire   [4:0] agg_result_fu_1244_p66;
wire   [11:0] agg_result_fu_1244_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1244_p1;
wire   [4:0] agg_result_fu_1244_p3;
wire   [4:0] agg_result_fu_1244_p5;
wire   [4:0] agg_result_fu_1244_p7;
wire   [4:0] agg_result_fu_1244_p9;
wire   [4:0] agg_result_fu_1244_p11;
wire   [4:0] agg_result_fu_1244_p13;
wire   [4:0] agg_result_fu_1244_p15;
wire   [4:0] agg_result_fu_1244_p17;
wire   [4:0] agg_result_fu_1244_p19;
wire   [4:0] agg_result_fu_1244_p21;
wire   [4:0] agg_result_fu_1244_p23;
wire   [4:0] agg_result_fu_1244_p25;
wire   [4:0] agg_result_fu_1244_p27;
wire   [4:0] agg_result_fu_1244_p29;
wire   [4:0] agg_result_fu_1244_p31;
wire  signed [4:0] agg_result_fu_1244_p33;
wire  signed [4:0] agg_result_fu_1244_p35;
wire  signed [4:0] agg_result_fu_1244_p37;
wire  signed [4:0] agg_result_fu_1244_p39;
wire  signed [4:0] agg_result_fu_1244_p41;
wire  signed [4:0] agg_result_fu_1244_p43;
wire  signed [4:0] agg_result_fu_1244_p45;
wire  signed [4:0] agg_result_fu_1244_p47;
wire  signed [4:0] agg_result_fu_1244_p49;
wire  signed [4:0] agg_result_fu_1244_p51;
wire  signed [4:0] agg_result_fu_1244_p53;
wire  signed [4:0] agg_result_fu_1244_p55;
wire  signed [4:0] agg_result_fu_1244_p57;
wire  signed [4:0] agg_result_fu_1244_p59;
wire  signed [4:0] agg_result_fu_1244_p61;
wire  signed [4:0] agg_result_fu_1244_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x15 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x15_U920(
    .din0(12'd274),
    .din1(12'd1081),
    .din2(12'd3919),
    .din3(12'd55),
    .din4(12'd3964),
    .din5(12'd78),
    .din6(12'd3958),
    .din7(12'd18),
    .din8(12'd3884),
    .din9(12'd163),
    .din10(12'd14),
    .din11(12'd380),
    .din12(12'd3820),
    .din13(12'd4081),
    .din14(12'd277),
    .din15(12'd3886),
    .din16(12'd3619),
    .din17(12'd345),
    .din18(12'd3916),
    .din19(12'd835),
    .din20(12'd241),
    .din21(12'd3622),
    .din22(12'd3794),
    .din23(12'd737),
    .din24(12'd4007),
    .din25(12'd850),
    .din26(12'd3708),
    .din27(12'd261),
    .din28(12'd4062),
    .din29(12'd333),
    .din30(12'd1397),
    .din31(12'd3867),
    .def(agg_result_fu_1244_p65),
    .sel(agg_result_fu_1244_p66),
    .dout(agg_result_fu_1244_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1088_reg_1633 <= and_ln102_1088_fu_777_p2;
        and_ln102_1089_reg_1570 <= and_ln102_1089_fu_594_p2;
        and_ln102_1090_reg_1605 <= and_ln102_1090_fu_645_p2;
        and_ln102_1091_reg_1645 <= and_ln102_1091_fu_791_p2;
        and_ln102_1092_reg_1672 <= and_ln102_1092_fu_911_p2;
        and_ln102_1092_reg_1672_pp0_iter5_reg <= and_ln102_1092_reg_1672;
        and_ln102_1093_reg_1582 <= and_ln102_1093_fu_608_p2;
        and_ln102_1094_reg_1588 <= and_ln102_1094_fu_618_p2;
        and_ln102_1095_reg_1617 <= and_ln102_1095_fu_664_p2;
        and_ln102_1097_reg_1651 <= and_ln102_1097_fu_805_p2;
        and_ln102_1098_reg_1685 <= and_ln102_1098_fu_935_p2;
        and_ln102_reg_1554 <= and_ln102_fu_578_p2;
        and_ln102_reg_1554_pp0_iter1_reg <= and_ln102_reg_1554;
        and_ln102_reg_1554_pp0_iter2_reg <= and_ln102_reg_1554_pp0_iter1_reg;
        and_ln104_161_reg_1639 <= and_ln104_161_fu_786_p2;
        and_ln104_162_reg_1577 <= and_ln104_162_fu_603_p2;
        and_ln104_163_reg_1611 <= and_ln104_163_fu_654_p2;
        and_ln104_163_reg_1611_pp0_iter3_reg <= and_ln104_163_reg_1611;
        and_ln104_164_reg_1667 <= and_ln104_164_fu_906_p2;
        and_ln104_165_reg_1679 <= and_ln104_165_fu_920_p2;
        and_ln104_165_reg_1679_pp0_iter5_reg <= and_ln104_165_reg_1679;
        and_ln104_165_reg_1679_pp0_iter6_reg <= and_ln104_165_reg_1679_pp0_iter5_reg;
        and_ln104_reg_1564 <= and_ln104_fu_589_p2;
        icmp_ln86_888_reg_1391 <= icmp_ln86_888_fu_398_p2;
        icmp_ln86_889_reg_1396 <= icmp_ln86_889_fu_404_p2;
        icmp_ln86_889_reg_1396_pp0_iter1_reg <= icmp_ln86_889_reg_1396;
        icmp_ln86_889_reg_1396_pp0_iter2_reg <= icmp_ln86_889_reg_1396_pp0_iter1_reg;
        icmp_ln86_890_reg_1402 <= icmp_ln86_890_fu_410_p2;
        icmp_ln86_891_reg_1408 <= icmp_ln86_891_fu_416_p2;
        icmp_ln86_891_reg_1408_pp0_iter1_reg <= icmp_ln86_891_reg_1408;
        icmp_ln86_892_reg_1414 <= icmp_ln86_892_fu_422_p2;
        icmp_ln86_892_reg_1414_pp0_iter1_reg <= icmp_ln86_892_reg_1414;
        icmp_ln86_892_reg_1414_pp0_iter2_reg <= icmp_ln86_892_reg_1414_pp0_iter1_reg;
        icmp_ln86_892_reg_1414_pp0_iter3_reg <= icmp_ln86_892_reg_1414_pp0_iter2_reg;
        icmp_ln86_893_reg_1420 <= icmp_ln86_893_fu_428_p2;
        icmp_ln86_893_reg_1420_pp0_iter1_reg <= icmp_ln86_893_reg_1420;
        icmp_ln86_893_reg_1420_pp0_iter2_reg <= icmp_ln86_893_reg_1420_pp0_iter1_reg;
        icmp_ln86_893_reg_1420_pp0_iter3_reg <= icmp_ln86_893_reg_1420_pp0_iter2_reg;
        icmp_ln86_894_reg_1426 <= icmp_ln86_894_fu_434_p2;
        icmp_ln86_895_reg_1432 <= icmp_ln86_895_fu_440_p2;
        icmp_ln86_895_reg_1432_pp0_iter1_reg <= icmp_ln86_895_reg_1432;
        icmp_ln86_896_reg_1438 <= icmp_ln86_896_fu_446_p2;
        icmp_ln86_896_reg_1438_pp0_iter1_reg <= icmp_ln86_896_reg_1438;
        icmp_ln86_896_reg_1438_pp0_iter2_reg <= icmp_ln86_896_reg_1438_pp0_iter1_reg;
        icmp_ln86_897_reg_1444 <= icmp_ln86_897_fu_452_p2;
        icmp_ln86_897_reg_1444_pp0_iter1_reg <= icmp_ln86_897_reg_1444;
        icmp_ln86_897_reg_1444_pp0_iter2_reg <= icmp_ln86_897_reg_1444_pp0_iter1_reg;
        icmp_ln86_897_reg_1444_pp0_iter3_reg <= icmp_ln86_897_reg_1444_pp0_iter2_reg;
        icmp_ln86_898_reg_1450 <= icmp_ln86_898_fu_458_p2;
        icmp_ln86_898_reg_1450_pp0_iter1_reg <= icmp_ln86_898_reg_1450;
        icmp_ln86_898_reg_1450_pp0_iter2_reg <= icmp_ln86_898_reg_1450_pp0_iter1_reg;
        icmp_ln86_898_reg_1450_pp0_iter3_reg <= icmp_ln86_898_reg_1450_pp0_iter2_reg;
        icmp_ln86_899_reg_1456 <= icmp_ln86_899_fu_464_p2;
        icmp_ln86_899_reg_1456_pp0_iter1_reg <= icmp_ln86_899_reg_1456;
        icmp_ln86_899_reg_1456_pp0_iter2_reg <= icmp_ln86_899_reg_1456_pp0_iter1_reg;
        icmp_ln86_899_reg_1456_pp0_iter3_reg <= icmp_ln86_899_reg_1456_pp0_iter2_reg;
        icmp_ln86_899_reg_1456_pp0_iter4_reg <= icmp_ln86_899_reg_1456_pp0_iter3_reg;
        icmp_ln86_900_reg_1462 <= icmp_ln86_900_fu_470_p2;
        icmp_ln86_900_reg_1462_pp0_iter1_reg <= icmp_ln86_900_reg_1462;
        icmp_ln86_900_reg_1462_pp0_iter2_reg <= icmp_ln86_900_reg_1462_pp0_iter1_reg;
        icmp_ln86_900_reg_1462_pp0_iter3_reg <= icmp_ln86_900_reg_1462_pp0_iter2_reg;
        icmp_ln86_900_reg_1462_pp0_iter4_reg <= icmp_ln86_900_reg_1462_pp0_iter3_reg;
        icmp_ln86_900_reg_1462_pp0_iter5_reg <= icmp_ln86_900_reg_1462_pp0_iter4_reg;
        icmp_ln86_901_reg_1468 <= icmp_ln86_901_fu_476_p2;
        icmp_ln86_901_reg_1468_pp0_iter1_reg <= icmp_ln86_901_reg_1468;
        icmp_ln86_901_reg_1468_pp0_iter2_reg <= icmp_ln86_901_reg_1468_pp0_iter1_reg;
        icmp_ln86_901_reg_1468_pp0_iter3_reg <= icmp_ln86_901_reg_1468_pp0_iter2_reg;
        icmp_ln86_901_reg_1468_pp0_iter4_reg <= icmp_ln86_901_reg_1468_pp0_iter3_reg;
        icmp_ln86_901_reg_1468_pp0_iter5_reg <= icmp_ln86_901_reg_1468_pp0_iter4_reg;
        icmp_ln86_901_reg_1468_pp0_iter6_reg <= icmp_ln86_901_reg_1468_pp0_iter5_reg;
        icmp_ln86_902_reg_1474 <= icmp_ln86_902_fu_482_p2;
        icmp_ln86_902_reg_1474_pp0_iter1_reg <= icmp_ln86_902_reg_1474;
        icmp_ln86_903_reg_1479 <= icmp_ln86_903_fu_488_p2;
        icmp_ln86_904_reg_1484 <= icmp_ln86_904_fu_494_p2;
        icmp_ln86_904_reg_1484_pp0_iter1_reg <= icmp_ln86_904_reg_1484;
        icmp_ln86_905_reg_1489 <= icmp_ln86_905_fu_500_p2;
        icmp_ln86_905_reg_1489_pp0_iter1_reg <= icmp_ln86_905_reg_1489;
        icmp_ln86_906_reg_1494 <= icmp_ln86_906_fu_506_p2;
        icmp_ln86_906_reg_1494_pp0_iter1_reg <= icmp_ln86_906_reg_1494;
        icmp_ln86_906_reg_1494_pp0_iter2_reg <= icmp_ln86_906_reg_1494_pp0_iter1_reg;
        icmp_ln86_907_reg_1499 <= icmp_ln86_907_fu_512_p2;
        icmp_ln86_907_reg_1499_pp0_iter1_reg <= icmp_ln86_907_reg_1499;
        icmp_ln86_907_reg_1499_pp0_iter2_reg <= icmp_ln86_907_reg_1499_pp0_iter1_reg;
        icmp_ln86_908_reg_1504 <= icmp_ln86_908_fu_518_p2;
        icmp_ln86_908_reg_1504_pp0_iter1_reg <= icmp_ln86_908_reg_1504;
        icmp_ln86_908_reg_1504_pp0_iter2_reg <= icmp_ln86_908_reg_1504_pp0_iter1_reg;
        icmp_ln86_909_reg_1509 <= icmp_ln86_909_fu_524_p2;
        icmp_ln86_909_reg_1509_pp0_iter1_reg <= icmp_ln86_909_reg_1509;
        icmp_ln86_909_reg_1509_pp0_iter2_reg <= icmp_ln86_909_reg_1509_pp0_iter1_reg;
        icmp_ln86_909_reg_1509_pp0_iter3_reg <= icmp_ln86_909_reg_1509_pp0_iter2_reg;
        icmp_ln86_910_reg_1514 <= icmp_ln86_910_fu_530_p2;
        icmp_ln86_910_reg_1514_pp0_iter1_reg <= icmp_ln86_910_reg_1514;
        icmp_ln86_910_reg_1514_pp0_iter2_reg <= icmp_ln86_910_reg_1514_pp0_iter1_reg;
        icmp_ln86_910_reg_1514_pp0_iter3_reg <= icmp_ln86_910_reg_1514_pp0_iter2_reg;
        icmp_ln86_911_reg_1519 <= icmp_ln86_911_fu_536_p2;
        icmp_ln86_911_reg_1519_pp0_iter1_reg <= icmp_ln86_911_reg_1519;
        icmp_ln86_911_reg_1519_pp0_iter2_reg <= icmp_ln86_911_reg_1519_pp0_iter1_reg;
        icmp_ln86_911_reg_1519_pp0_iter3_reg <= icmp_ln86_911_reg_1519_pp0_iter2_reg;
        icmp_ln86_912_reg_1524 <= icmp_ln86_912_fu_542_p2;
        icmp_ln86_912_reg_1524_pp0_iter1_reg <= icmp_ln86_912_reg_1524;
        icmp_ln86_912_reg_1524_pp0_iter2_reg <= icmp_ln86_912_reg_1524_pp0_iter1_reg;
        icmp_ln86_912_reg_1524_pp0_iter3_reg <= icmp_ln86_912_reg_1524_pp0_iter2_reg;
        icmp_ln86_912_reg_1524_pp0_iter4_reg <= icmp_ln86_912_reg_1524_pp0_iter3_reg;
        icmp_ln86_913_reg_1529 <= icmp_ln86_913_fu_548_p2;
        icmp_ln86_913_reg_1529_pp0_iter1_reg <= icmp_ln86_913_reg_1529;
        icmp_ln86_913_reg_1529_pp0_iter2_reg <= icmp_ln86_913_reg_1529_pp0_iter1_reg;
        icmp_ln86_913_reg_1529_pp0_iter3_reg <= icmp_ln86_913_reg_1529_pp0_iter2_reg;
        icmp_ln86_913_reg_1529_pp0_iter4_reg <= icmp_ln86_913_reg_1529_pp0_iter3_reg;
        icmp_ln86_914_reg_1534 <= icmp_ln86_914_fu_554_p2;
        icmp_ln86_914_reg_1534_pp0_iter1_reg <= icmp_ln86_914_reg_1534;
        icmp_ln86_914_reg_1534_pp0_iter2_reg <= icmp_ln86_914_reg_1534_pp0_iter1_reg;
        icmp_ln86_914_reg_1534_pp0_iter3_reg <= icmp_ln86_914_reg_1534_pp0_iter2_reg;
        icmp_ln86_914_reg_1534_pp0_iter4_reg <= icmp_ln86_914_reg_1534_pp0_iter3_reg;
        icmp_ln86_915_reg_1539 <= icmp_ln86_915_fu_560_p2;
        icmp_ln86_915_reg_1539_pp0_iter1_reg <= icmp_ln86_915_reg_1539;
        icmp_ln86_915_reg_1539_pp0_iter2_reg <= icmp_ln86_915_reg_1539_pp0_iter1_reg;
        icmp_ln86_915_reg_1539_pp0_iter3_reg <= icmp_ln86_915_reg_1539_pp0_iter2_reg;
        icmp_ln86_915_reg_1539_pp0_iter4_reg <= icmp_ln86_915_reg_1539_pp0_iter3_reg;
        icmp_ln86_915_reg_1539_pp0_iter5_reg <= icmp_ln86_915_reg_1539_pp0_iter4_reg;
        icmp_ln86_916_reg_1544 <= icmp_ln86_916_fu_566_p2;
        icmp_ln86_916_reg_1544_pp0_iter1_reg <= icmp_ln86_916_reg_1544;
        icmp_ln86_916_reg_1544_pp0_iter2_reg <= icmp_ln86_916_reg_1544_pp0_iter1_reg;
        icmp_ln86_916_reg_1544_pp0_iter3_reg <= icmp_ln86_916_reg_1544_pp0_iter2_reg;
        icmp_ln86_916_reg_1544_pp0_iter4_reg <= icmp_ln86_916_reg_1544_pp0_iter3_reg;
        icmp_ln86_916_reg_1544_pp0_iter5_reg <= icmp_ln86_916_reg_1544_pp0_iter4_reg;
        icmp_ln86_917_reg_1549 <= icmp_ln86_917_fu_572_p2;
        icmp_ln86_917_reg_1549_pp0_iter1_reg <= icmp_ln86_917_reg_1549;
        icmp_ln86_917_reg_1549_pp0_iter2_reg <= icmp_ln86_917_reg_1549_pp0_iter1_reg;
        icmp_ln86_917_reg_1549_pp0_iter3_reg <= icmp_ln86_917_reg_1549_pp0_iter2_reg;
        icmp_ln86_917_reg_1549_pp0_iter4_reg <= icmp_ln86_917_reg_1549_pp0_iter3_reg;
        icmp_ln86_917_reg_1549_pp0_iter5_reg <= icmp_ln86_917_reg_1549_pp0_iter4_reg;
        icmp_ln86_917_reg_1549_pp0_iter6_reg <= icmp_ln86_917_reg_1549_pp0_iter5_reg;
        icmp_ln86_reg_1380 <= icmp_ln86_fu_392_p2;
        icmp_ln86_reg_1380_pp0_iter1_reg <= icmp_ln86_reg_1380;
        icmp_ln86_reg_1380_pp0_iter2_reg <= icmp_ln86_reg_1380_pp0_iter1_reg;
        icmp_ln86_reg_1380_pp0_iter3_reg <= icmp_ln86_reg_1380_pp0_iter2_reg;
        or_ln117_791_reg_1627 <= or_ln117_791_fu_772_p2;
        or_ln117_795_reg_1657 <= or_ln117_795_fu_879_p2;
        or_ln117_800_reg_1690 <= or_ln117_800_fu_1018_p2;
        or_ln117_802_reg_1700 <= or_ln117_802_fu_1038_p2;
        or_ln117_804_reg_1706 <= or_ln117_804_fu_1044_p2;
        or_ln117_804_reg_1706_pp0_iter5_reg <= or_ln117_804_reg_1706;
        or_ln117_806_reg_1714 <= or_ln117_806_fu_1120_p2;
        or_ln117_810_reg_1724 <= or_ln117_810_fu_1195_p2;
        or_ln117_reg_1594 <= or_ln117_fu_634_p2;
        select_ln117_866_reg_1622 <= select_ln117_866_fu_765_p3;
        select_ln117_872_reg_1662 <= select_ln117_872_fu_893_p3;
        select_ln117_878_reg_1695 <= select_ln117_878_fu_1030_p3;
        select_ln117_884_reg_1719 <= select_ln117_884_fu_1133_p3;
        select_ln117_888_reg_1729 <= select_ln117_888_fu_1209_p3;
        xor_ln104_reg_1599 <= xor_ln104_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1244_p65 = 'bx;

assign agg_result_fu_1244_p66 = ((or_ln117_811_fu_1232_p2[0:0] == 1'b1) ? select_ln117_888_reg_1729 : 5'd31);

assign and_ln102_1088_fu_777_p2 = (xor_ln104_reg_1599 & icmp_ln86_889_reg_1396_pp0_iter2_reg);

assign and_ln102_1089_fu_594_p2 = (icmp_ln86_890_reg_1402 & and_ln102_reg_1554);

assign and_ln102_1090_fu_645_p2 = (icmp_ln86_891_reg_1408_pp0_iter1_reg & and_ln104_reg_1564);

assign and_ln102_1091_fu_791_p2 = (icmp_ln86_892_reg_1414_pp0_iter2_reg & and_ln102_1088_fu_777_p2);

assign and_ln102_1092_fu_911_p2 = (icmp_ln86_893_reg_1420_pp0_iter3_reg & and_ln104_161_reg_1639);

assign and_ln102_1093_fu_608_p2 = (icmp_ln86_894_reg_1426 & and_ln102_1089_fu_594_p2);

assign and_ln102_1094_fu_618_p2 = (icmp_ln86_895_reg_1432 & and_ln104_162_fu_603_p2);

assign and_ln102_1095_fu_664_p2 = (icmp_ln86_896_reg_1438_pp0_iter1_reg & and_ln102_1090_fu_645_p2);

assign and_ln102_1096_fu_801_p2 = (icmp_ln86_897_reg_1444_pp0_iter2_reg & and_ln104_163_reg_1611);

assign and_ln102_1097_fu_805_p2 = (icmp_ln86_898_reg_1450_pp0_iter2_reg & and_ln102_1091_fu_791_p2);

assign and_ln102_1098_fu_935_p2 = (icmp_ln86_899_reg_1456_pp0_iter3_reg & and_ln104_164_fu_906_p2);

assign and_ln102_1099_fu_1053_p2 = (icmp_ln86_900_reg_1462_pp0_iter4_reg & and_ln102_1092_reg_1672);

assign and_ln102_1100_fu_1146_p2 = (icmp_ln86_901_reg_1468_pp0_iter5_reg & and_ln104_165_reg_1679_pp0_iter5_reg);

assign and_ln102_1101_fu_669_p2 = (icmp_ln86_902_reg_1474_pp0_iter1_reg & and_ln102_1093_reg_1582);

assign and_ln102_1102_fu_623_p2 = (xor_ln104_427_fu_613_p2 & icmp_ln86_903_reg_1479);

assign and_ln102_1103_fu_628_p2 = (and_ln102_1102_fu_623_p2 & and_ln102_1089_fu_594_p2);

assign and_ln102_1104_fu_673_p2 = (icmp_ln86_904_reg_1484_pp0_iter1_reg & and_ln102_1094_reg_1588);

assign and_ln102_1105_fu_677_p2 = (xor_ln104_428_fu_659_p2 & icmp_ln86_905_reg_1489_pp0_iter1_reg);

assign and_ln102_1106_fu_682_p2 = (and_ln104_162_reg_1577 & and_ln102_1105_fu_677_p2);

assign and_ln102_1107_fu_810_p2 = (icmp_ln86_906_reg_1494_pp0_iter2_reg & and_ln102_1095_reg_1617);

assign and_ln102_1108_fu_814_p2 = (xor_ln104_429_fu_796_p2 & icmp_ln86_907_reg_1499_pp0_iter2_reg);

assign and_ln102_1109_fu_819_p2 = (and_ln102_1108_fu_814_p2 & and_ln102_1090_reg_1605);

assign and_ln102_1110_fu_824_p2 = (icmp_ln86_908_reg_1504_pp0_iter2_reg & and_ln102_1096_fu_801_p2);

assign and_ln102_1111_fu_940_p2 = (xor_ln104_430_fu_925_p2 & icmp_ln86_909_reg_1509_pp0_iter3_reg);

assign and_ln102_1112_fu_945_p2 = (and_ln104_163_reg_1611_pp0_iter3_reg & and_ln102_1111_fu_940_p2);

assign and_ln102_1113_fu_950_p2 = (icmp_ln86_910_reg_1514_pp0_iter3_reg & and_ln102_1097_reg_1651);

assign and_ln102_1114_fu_954_p2 = (xor_ln104_431_fu_930_p2 & icmp_ln86_911_reg_1519_pp0_iter3_reg);

assign and_ln102_1115_fu_959_p2 = (and_ln102_1114_fu_954_p2 & and_ln102_1091_reg_1645);

assign and_ln102_1116_fu_1057_p2 = (icmp_ln86_912_reg_1524_pp0_iter4_reg & and_ln102_1098_reg_1685);

assign and_ln102_1117_fu_1061_p2 = (xor_ln104_432_fu_1048_p2 & icmp_ln86_913_reg_1529_pp0_iter4_reg);

assign and_ln102_1118_fu_1066_p2 = (and_ln104_164_reg_1667 & and_ln102_1117_fu_1061_p2);

assign and_ln102_1119_fu_1071_p2 = (icmp_ln86_914_reg_1534_pp0_iter4_reg & and_ln102_1099_fu_1053_p2);

assign and_ln102_1120_fu_1150_p2 = (xor_ln104_433_fu_1141_p2 & icmp_ln86_915_reg_1539_pp0_iter5_reg);

assign and_ln102_1121_fu_1155_p2 = (and_ln102_1120_fu_1150_p2 & and_ln102_1092_reg_1672_pp0_iter5_reg);

assign and_ln102_1122_fu_1160_p2 = (icmp_ln86_916_reg_1544_pp0_iter5_reg & and_ln102_1100_fu_1146_p2);

assign and_ln102_1123_fu_1222_p2 = (xor_ln104_434_fu_1217_p2 & icmp_ln86_917_reg_1549_pp0_iter6_reg);

assign and_ln102_1124_fu_1227_p2 = (and_ln104_165_reg_1679_pp0_iter6_reg & and_ln102_1123_fu_1222_p2);

assign and_ln102_fu_578_p2 = (icmp_ln86_fu_392_p2 & icmp_ln86_888_fu_398_p2);

assign and_ln104_161_fu_786_p2 = (xor_ln104_reg_1599 & xor_ln104_422_fu_781_p2);

assign and_ln104_162_fu_603_p2 = (xor_ln104_423_fu_598_p2 & and_ln102_reg_1554);

assign and_ln104_163_fu_654_p2 = (xor_ln104_424_fu_649_p2 & and_ln104_reg_1564);

assign and_ln104_164_fu_906_p2 = (xor_ln104_425_fu_901_p2 & and_ln102_1088_reg_1633);

assign and_ln104_165_fu_920_p2 = (xor_ln104_426_fu_915_p2 & and_ln104_161_reg_1639);

assign and_ln104_fu_589_p2 = (xor_ln104_421_fu_584_p2 & icmp_ln86_reg_1380);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1244_p67;

assign icmp_ln86_888_fu_398_p2 = (($signed(p_read19_int_reg) < $signed(18'd79252)) ? 1'b1 : 1'b0);

assign icmp_ln86_889_fu_404_p2 = (($signed(p_read1_int_reg) < $signed(18'd254474)) ? 1'b1 : 1'b0);

assign icmp_ln86_890_fu_410_p2 = (($signed(p_read17_int_reg) < $signed(18'd28039)) ? 1'b1 : 1'b0);

assign icmp_ln86_891_fu_416_p2 = (($signed(p_read18_int_reg) < $signed(18'd83192)) ? 1'b1 : 1'b0);

assign icmp_ln86_892_fu_422_p2 = (($signed(p_read19_int_reg) < $signed(18'd86459)) ? 1'b1 : 1'b0);

assign icmp_ln86_893_fu_428_p2 = (($signed(p_read16_int_reg) < $signed(18'd498)) ? 1'b1 : 1'b0);

assign icmp_ln86_894_fu_434_p2 = (($signed(p_read9_int_reg) < $signed(18'd202)) ? 1'b1 : 1'b0);

assign icmp_ln86_895_fu_440_p2 = (($signed(p_read6_int_reg) < $signed(18'd63)) ? 1'b1 : 1'b0);

assign icmp_ln86_896_fu_446_p2 = (($signed(p_read5_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_897_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd91871)) ? 1'b1 : 1'b0);

assign icmp_ln86_898_fu_458_p2 = (($signed(p_read4_int_reg) < $signed(18'd259026)) ? 1'b1 : 1'b0);

assign icmp_ln86_899_fu_464_p2 = (($signed(p_read3_int_reg) < $signed(18'd992)) ? 1'b1 : 1'b0);

assign icmp_ln86_900_fu_470_p2 = (($signed(p_read20_int_reg) < $signed(18'd28161)) ? 1'b1 : 1'b0);

assign icmp_ln86_901_fu_476_p2 = (($signed(p_read20_int_reg) < $signed(18'd75265)) ? 1'b1 : 1'b0);

assign icmp_ln86_902_fu_482_p2 = (($signed(p_read17_int_reg) < $signed(18'd27386)) ? 1'b1 : 1'b0);

assign icmp_ln86_903_fu_488_p2 = (($signed(p_read1_int_reg) < $signed(18'd212530)) ? 1'b1 : 1'b0);

assign icmp_ln86_904_fu_494_p2 = (($signed(p_read15_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_905_fu_500_p2 = (($signed(p_read1_int_reg) < $signed(18'd232525)) ? 1'b1 : 1'b0);

assign icmp_ln86_906_fu_506_p2 = (($signed(p_read1_int_reg) < $signed(18'd226797)) ? 1'b1 : 1'b0);

assign icmp_ln86_907_fu_512_p2 = (($signed(p_read7_int_reg) < $signed(18'd782)) ? 1'b1 : 1'b0);

assign icmp_ln86_908_fu_518_p2 = (($signed(p_read1_int_reg) < $signed(18'd250634)) ? 1'b1 : 1'b0);

assign icmp_ln86_909_fu_524_p2 = (($signed(p_read1_int_reg) < $signed(18'd181932)) ? 1'b1 : 1'b0);

assign icmp_ln86_910_fu_530_p2 = (($signed(p_read14_int_reg) < $signed(18'd494)) ? 1'b1 : 1'b0);

assign icmp_ln86_911_fu_536_p2 = (($signed(p_read14_int_reg) < $signed(18'd467)) ? 1'b1 : 1'b0);

assign icmp_ln86_912_fu_542_p2 = (($signed(p_read8_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_913_fu_548_p2 = (($signed(p_read13_int_reg) < $signed(18'd923)) ? 1'b1 : 1'b0);

assign icmp_ln86_914_fu_554_p2 = (($signed(p_read19_int_reg) < $signed(18'd90582)) ? 1'b1 : 1'b0);

assign icmp_ln86_915_fu_560_p2 = (($signed(p_read2_int_reg) < $signed(18'd202648)) ? 1'b1 : 1'b0);

assign icmp_ln86_916_fu_566_p2 = (($signed(p_read11_int_reg) < $signed(18'd6632)) ? 1'b1 : 1'b0);

assign icmp_ln86_917_fu_572_p2 = (($signed(p_read12_int_reg) < $signed(18'd629)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_392_p2 = (($signed(p_read10_int_reg) < $signed(18'd7302)) ? 1'b1 : 1'b0);

assign or_ln117_787_fu_715_p2 = (and_ln102_1104_fu_673_p2 | and_ln102_1089_reg_1570);

assign or_ln117_788_fu_727_p2 = (and_ln102_1094_reg_1588 | and_ln102_1089_reg_1570);

assign or_ln117_789_fu_739_p2 = (or_ln117_788_fu_727_p2 | and_ln102_1106_fu_682_p2);

assign or_ln117_790_fu_829_p2 = (and_ln102_reg_1554_pp0_iter2_reg | and_ln102_1107_fu_810_p2);

assign or_ln117_791_fu_772_p2 = (and_ln102_reg_1554_pp0_iter1_reg | and_ln102_1095_fu_664_p2);

assign or_ln117_792_fu_841_p2 = (or_ln117_791_reg_1627 | and_ln102_1109_fu_819_p2);

assign or_ln117_793_fu_853_p2 = (and_ln102_reg_1554_pp0_iter2_reg | and_ln102_1090_reg_1605);

assign or_ln117_794_fu_865_p2 = (or_ln117_793_fu_853_p2 | and_ln102_1110_fu_824_p2);

assign or_ln117_795_fu_879_p2 = (or_ln117_793_fu_853_p2 | and_ln102_1096_fu_801_p2);

assign or_ln117_796_fu_964_p2 = (or_ln117_795_reg_1657 | and_ln102_1112_fu_945_p2);

assign or_ln117_797_fu_980_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_1113_fu_950_p2);

assign or_ln117_798_fu_992_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_1097_reg_1651);

assign or_ln117_799_fu_1004_p2 = (or_ln117_798_fu_992_p2 | and_ln102_1115_fu_959_p2);

assign or_ln117_800_fu_1018_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_1091_reg_1645);

assign or_ln117_801_fu_1076_p2 = (or_ln117_800_reg_1690 | and_ln102_1116_fu_1057_p2);

assign or_ln117_802_fu_1038_p2 = (or_ln117_800_fu_1018_p2 | and_ln102_1098_fu_935_p2);

assign or_ln117_803_fu_1088_p2 = (or_ln117_802_reg_1700 | and_ln102_1118_fu_1066_p2);

assign or_ln117_804_fu_1044_p2 = (icmp_ln86_reg_1380_pp0_iter3_reg | and_ln102_1088_reg_1633);

assign or_ln117_805_fu_1108_p2 = (or_ln117_804_reg_1706 | and_ln102_1119_fu_1071_p2);

assign or_ln117_806_fu_1120_p2 = (or_ln117_804_reg_1706 | and_ln102_1099_fu_1053_p2);

assign or_ln117_807_fu_1165_p2 = (or_ln117_806_reg_1714 | and_ln102_1121_fu_1155_p2);

assign or_ln117_808_fu_1170_p2 = (or_ln117_804_reg_1706_pp0_iter5_reg | and_ln102_1092_reg_1672_pp0_iter5_reg);

assign or_ln117_809_fu_1181_p2 = (or_ln117_808_fu_1170_p2 | and_ln102_1122_fu_1160_p2);

assign or_ln117_810_fu_1195_p2 = (or_ln117_808_fu_1170_p2 | and_ln102_1100_fu_1146_p2);

assign or_ln117_811_fu_1232_p2 = (or_ln117_810_reg_1724 | and_ln102_1124_fu_1227_p2);

assign or_ln117_fu_634_p2 = (and_ln102_1103_fu_628_p2 | and_ln102_1093_fu_608_p2);

assign select_ln117_861_fu_704_p3 = ((or_ln117_reg_1594[0:0] == 1'b1) ? select_ln117_fu_697_p3 : 2'd3);

assign select_ln117_862_fu_720_p3 = ((and_ln102_1089_reg_1570[0:0] == 1'b1) ? zext_ln117_94_fu_711_p1 : 3'd4);

assign select_ln117_863_fu_731_p3 = ((or_ln117_787_fu_715_p2[0:0] == 1'b1) ? select_ln117_862_fu_720_p3 : 3'd5);

assign select_ln117_864_fu_745_p3 = ((or_ln117_788_fu_727_p2[0:0] == 1'b1) ? select_ln117_863_fu_731_p3 : 3'd6);

assign select_ln117_865_fu_753_p3 = ((or_ln117_789_fu_739_p2[0:0] == 1'b1) ? select_ln117_864_fu_745_p3 : 3'd7);

assign select_ln117_866_fu_765_p3 = ((and_ln102_reg_1554_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_95_fu_761_p1 : 4'd8);

assign select_ln117_867_fu_834_p3 = ((or_ln117_790_fu_829_p2[0:0] == 1'b1) ? select_ln117_866_reg_1622 : 4'd9);

assign select_ln117_868_fu_846_p3 = ((or_ln117_791_reg_1627[0:0] == 1'b1) ? select_ln117_867_fu_834_p3 : 4'd10);

assign select_ln117_869_fu_857_p3 = ((or_ln117_792_fu_841_p2[0:0] == 1'b1) ? select_ln117_868_fu_846_p3 : 4'd11);

assign select_ln117_870_fu_871_p3 = ((or_ln117_793_fu_853_p2[0:0] == 1'b1) ? select_ln117_869_fu_857_p3 : 4'd12);

assign select_ln117_871_fu_885_p3 = ((or_ln117_794_fu_865_p2[0:0] == 1'b1) ? select_ln117_870_fu_871_p3 : 4'd13);

assign select_ln117_872_fu_893_p3 = ((or_ln117_795_fu_879_p2[0:0] == 1'b1) ? select_ln117_871_fu_885_p3 : 4'd14);

assign select_ln117_873_fu_969_p3 = ((or_ln117_796_fu_964_p2[0:0] == 1'b1) ? select_ln117_872_reg_1662 : 4'd15);

assign select_ln117_874_fu_985_p3 = ((icmp_ln86_reg_1380_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_96_fu_976_p1 : 5'd16);

assign select_ln117_875_fu_996_p3 = ((or_ln117_797_fu_980_p2[0:0] == 1'b1) ? select_ln117_874_fu_985_p3 : 5'd17);

assign select_ln117_876_fu_1010_p3 = ((or_ln117_798_fu_992_p2[0:0] == 1'b1) ? select_ln117_875_fu_996_p3 : 5'd18);

assign select_ln117_877_fu_1022_p3 = ((or_ln117_799_fu_1004_p2[0:0] == 1'b1) ? select_ln117_876_fu_1010_p3 : 5'd19);

assign select_ln117_878_fu_1030_p3 = ((or_ln117_800_fu_1018_p2[0:0] == 1'b1) ? select_ln117_877_fu_1022_p3 : 5'd20);

assign select_ln117_879_fu_1081_p3 = ((or_ln117_801_fu_1076_p2[0:0] == 1'b1) ? select_ln117_878_reg_1695 : 5'd21);

assign select_ln117_880_fu_1093_p3 = ((or_ln117_802_reg_1700[0:0] == 1'b1) ? select_ln117_879_fu_1081_p3 : 5'd22);

assign select_ln117_881_fu_1100_p3 = ((or_ln117_803_fu_1088_p2[0:0] == 1'b1) ? select_ln117_880_fu_1093_p3 : 5'd23);

assign select_ln117_882_fu_1113_p3 = ((or_ln117_804_reg_1706[0:0] == 1'b1) ? select_ln117_881_fu_1100_p3 : 5'd24);

assign select_ln117_883_fu_1125_p3 = ((or_ln117_805_fu_1108_p2[0:0] == 1'b1) ? select_ln117_882_fu_1113_p3 : 5'd25);

assign select_ln117_884_fu_1133_p3 = ((or_ln117_806_fu_1120_p2[0:0] == 1'b1) ? select_ln117_883_fu_1125_p3 : 5'd26);

assign select_ln117_885_fu_1174_p3 = ((or_ln117_807_fu_1165_p2[0:0] == 1'b1) ? select_ln117_884_reg_1719 : 5'd27);

assign select_ln117_886_fu_1187_p3 = ((or_ln117_808_fu_1170_p2[0:0] == 1'b1) ? select_ln117_885_fu_1174_p3 : 5'd28);

assign select_ln117_887_fu_1201_p3 = ((or_ln117_809_fu_1181_p2[0:0] == 1'b1) ? select_ln117_886_fu_1187_p3 : 5'd29);

assign select_ln117_888_fu_1209_p3 = ((or_ln117_810_fu_1195_p2[0:0] == 1'b1) ? select_ln117_887_fu_1201_p3 : 5'd30);

assign select_ln117_fu_697_p3 = ((and_ln102_1093_reg_1582[0:0] == 1'b1) ? zext_ln117_fu_693_p1 : 2'd2);

assign xor_ln104_421_fu_584_p2 = (icmp_ln86_888_reg_1391 ^ 1'd1);

assign xor_ln104_422_fu_781_p2 = (icmp_ln86_889_reg_1396_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_423_fu_598_p2 = (icmp_ln86_890_reg_1402 ^ 1'd1);

assign xor_ln104_424_fu_649_p2 = (icmp_ln86_891_reg_1408_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_425_fu_901_p2 = (icmp_ln86_892_reg_1414_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_426_fu_915_p2 = (icmp_ln86_893_reg_1420_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_427_fu_613_p2 = (icmp_ln86_894_reg_1426 ^ 1'd1);

assign xor_ln104_428_fu_659_p2 = (icmp_ln86_895_reg_1432_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_429_fu_796_p2 = (icmp_ln86_896_reg_1438_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_430_fu_925_p2 = (icmp_ln86_897_reg_1444_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_431_fu_930_p2 = (icmp_ln86_898_reg_1450_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_432_fu_1048_p2 = (icmp_ln86_899_reg_1456_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_433_fu_1141_p2 = (icmp_ln86_900_reg_1462_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_434_fu_1217_p2 = (icmp_ln86_901_reg_1468_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_640_p2 = (icmp_ln86_reg_1380_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_687_p2 = (1'd1 ^ and_ln102_1101_fu_669_p2);

assign zext_ln117_94_fu_711_p1 = select_ln117_861_fu_704_p3;

assign zext_ln117_95_fu_761_p1 = select_ln117_865_fu_753_p3;

assign zext_ln117_96_fu_976_p1 = select_ln117_873_fu_969_p3;

assign zext_ln117_fu_693_p1 = xor_ln117_fu_687_p2;

endmodule //conifer_jettag_accelerator_decision_function_68
