Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/intel/io_pll.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/intel/io_pll --family="Agilex 7" --part=AGFB014R24B2E2V
Info: io_pll.iopll_0: Able to implement PLL with user settings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/intel/io_pll.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/intel/io_pll --family="Agilex 7" --part=AGFB014R24B2E2V
Info: io_pll.iopll_0: Able to implement PLL with user settings
Info: io_pll: "Transforming system: io_pll"
Info: io_pll: "Naming system components in system: io_pll"
Info: io_pll: "Processing generation queue"
Info: io_pll: "Generating: io_pll"
Info: io_pll: "Generating: io_pll_altera_iopll_1931_saopfla"
Info: io_pll: Done "io_pll" with 2 modules, 7 files
Info: Finished: Create HDL design files for synthesis
