

================================================================
== Vitis HLS Report for 'aes_shiftRows_1'
================================================================
* Date:           Mon Oct  6 15:08:39 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     111|    -|
|Register         |        -|     -|      35|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      35|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  17|          4|    1|          4|
    |buf_0_address0  |  17|          4|    2|          8|
    |buf_0_address1  |  17|          4|    2|          8|
    |buf_0_d0        |  13|          3|   16|         48|
    |buf_1_address0  |  17|          4|    2|          8|
    |buf_1_address1  |  17|          4|    2|          8|
    |buf_1_d0        |  13|          3|   16|         48|
    +----------------+----+-----------+-----+-----------+
    |Total           | 111|         26|   41|        132|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   3|   0|    3|          0|
    |buf_0_load_4_reg_201  |  16|   0|   16|          0|
    |buf_1_load_4_reg_196  |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  35|   0|   35|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|buf_0_address0  |  out|    2|   ap_memory|            buf_0|         array|
|buf_0_ce0       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_we0       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_d0        |  out|   16|   ap_memory|            buf_0|         array|
|buf_0_q0        |   in|   16|   ap_memory|            buf_0|         array|
|buf_0_address1  |  out|    2|   ap_memory|            buf_0|         array|
|buf_0_ce1       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_we1       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_d1        |  out|   16|   ap_memory|            buf_0|         array|
|buf_0_q1        |   in|   16|   ap_memory|            buf_0|         array|
|buf_1_address0  |  out|    2|   ap_memory|            buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_we0       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_d0        |  out|   16|   ap_memory|            buf_1|         array|
|buf_1_q0        |   in|   16|   ap_memory|            buf_1|         array|
|buf_1_address1  |  out|    2|   ap_memory|            buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_d1        |  out|   16|   ap_memory|            buf_1|         array|
|buf_1_q1        |   in|   16|   ap_memory|            buf_1|         array|
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%buf_0_addr = getelementptr i16 %buf_0, i64 0, i64 1" [aes.c:131]   --->   Operation 4 'getelementptr' 'buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:131]   --->   Operation 5 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i16 %buf_1, i64 0, i64 1" [aes.c:131]   --->   Operation 6 'getelementptr' 'buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:131]   --->   Operation 7 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buf_1_addr_4 = getelementptr i16 %buf_1, i64 0, i64 2" [aes.c:132]   --->   Operation 8 'getelementptr' 'buf_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.14ns)   --->   "%buf_1_load_4 = load i2 %buf_1_addr_4" [aes.c:132]   --->   Operation 9 'load' 'buf_1_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buf_0_addr_4 = getelementptr i16 %buf_0, i64 0, i64 2" [aes.c:132]   --->   Operation 10 'getelementptr' 'buf_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.14ns)   --->   "%buf_0_load_4 = load i2 %buf_0_addr_4" [aes.c:132]   --->   Operation 11 'load' 'buf_0_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 12 [1/2] (1.14ns)   --->   "%buf_0_load = load i2 %buf_0_addr" [aes.c:131]   --->   Operation 12 'load' 'buf_0_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = trunc i16 %buf_0_load" [aes.c:131]   --->   Operation 13 'trunc' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load, i32 8, i32 15" [aes.c:131]   --->   Operation 14 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (1.14ns)   --->   "%buf_1_load = load i2 %buf_1_addr" [aes.c:131]   --->   Operation 15 'load' 'buf_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i16 %buf_1_load" [aes.c:131]   --->   Operation 16 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln131, i8 %tmp1" [aes.c:131]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln131 = store i16 %tmp_s, i2 %buf_0_addr" [aes.c:131]   --->   Operation 18 'store' 'store_ln131' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load, i32 8, i32 15" [aes.c:131]   --->   Operation 19 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %i, i8 %tmp_15" [aes.c:131]   --->   Operation 20 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln131 = store i16 %tmp_16, i2 %buf_1_addr" [aes.c:131]   --->   Operation 21 'store' 'store_ln131' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 22 [1/2] (1.14ns)   --->   "%buf_1_load_4 = load i2 %buf_1_addr_4" [aes.c:132]   --->   Operation 22 'load' 'buf_1_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 23 [1/2] (1.14ns)   --->   "%buf_0_load_4 = load i2 %buf_0_addr_4" [aes.c:132]   --->   Operation 23 'load' 'buf_0_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buf_0_addr_5 = getelementptr i16 %buf_0, i64 0, i64 3" [aes.c:133]   --->   Operation 24 'getelementptr' 'buf_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.14ns)   --->   "%buf_0_load_5 = load i2 %buf_0_addr_5" [aes.c:133]   --->   Operation 25 'load' 'buf_0_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_addr_5 = getelementptr i16 %buf_1, i64 0, i64 3" [aes.c:133]   --->   Operation 26 'getelementptr' 'buf_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.14ns)   --->   "%buf_1_load_5 = load i2 %buf_1_addr_5" [aes.c:133]   --->   Operation 27 'load' 'buf_1_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %buf_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (1.14ns)   --->   "%buf_0_load_5 = load i2 %buf_0_addr_5" [aes.c:133]   --->   Operation 30 'load' 'buf_0_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j = trunc i16 %buf_0_load_5" [aes.c:133]   --->   Operation 31 'trunc' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.14ns)   --->   "%buf_1_load_5 = load i2 %buf_1_addr_5" [aes.c:133]   --->   Operation 32 'load' 'buf_1_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_1_load_5, i32 8, i32 15" [aes.c:133]   --->   Operation 33 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i16 %buf_1_load_5" [aes.c:133]   --->   Operation 34 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %buf_0_load_5, i32 8, i32 15" [aes.c:133]   --->   Operation 35 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln133, i8 %tmp_18" [aes.c:133]   --->   Operation 36 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.14ns)   --->   "%store_ln133 = store i16 %tmp_19, i2 %buf_1_addr_5" [aes.c:133]   --->   Operation 37 'store' 'store_ln133' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %j, i8 %tmp_17" [aes.c:133]   --->   Operation 38 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.14ns)   --->   "%store_ln133 = store i16 %tmp_20, i2 %buf_0_addr_5" [aes.c:133]   --->   Operation 39 'store' 'store_ln133' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/1] (1.14ns)   --->   "%store_ln134 = store i16 %buf_0_load_4, i2 %buf_1_addr_4" [aes.c:134]   --->   Operation 40 'store' 'store_ln134' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln134 = store i16 %buf_1_load_4, i2 %buf_0_addr_4" [aes.c:134]   --->   Operation 41 'store' 'store_ln134' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [aes.c:136]   --->   Operation 42 'ret' 'ret_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_0_addr        (getelementptr ) [ 0010]
buf_1_addr        (getelementptr ) [ 0010]
buf_1_addr_4      (getelementptr ) [ 0011]
buf_0_addr_4      (getelementptr ) [ 0011]
buf_0_load        (load          ) [ 0000]
i                 (trunc         ) [ 0000]
tmp1              (partselect    ) [ 0000]
buf_1_load        (load          ) [ 0000]
trunc_ln131       (trunc         ) [ 0000]
tmp_s             (bitconcatenate) [ 0000]
store_ln131       (store         ) [ 0000]
tmp_15            (partselect    ) [ 0000]
tmp_16            (bitconcatenate) [ 0000]
store_ln131       (store         ) [ 0000]
buf_1_load_4      (load          ) [ 0001]
buf_0_load_4      (load          ) [ 0001]
buf_0_addr_5      (getelementptr ) [ 0001]
buf_1_addr_5      (getelementptr ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
buf_0_load_5      (load          ) [ 0000]
j                 (trunc         ) [ 0000]
buf_1_load_5      (load          ) [ 0000]
tmp_17            (partselect    ) [ 0000]
trunc_ln133       (trunc         ) [ 0000]
tmp_18            (partselect    ) [ 0000]
tmp_19            (bitconcatenate) [ 0000]
store_ln133       (store         ) [ 0000]
tmp_20            (bitconcatenate) [ 0000]
store_ln133       (store         ) [ 0000]
store_ln134       (store         ) [ 0000]
store_ln134       (store         ) [ 0000]
ret_ln136         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="buf_0_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="2" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="0" slack="0"/>
<pin id="43" dir="0" index="4" bw="2" slack="0"/>
<pin id="44" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="45" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="16" slack="1"/>
<pin id="46" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_load/1 buf_0_load_4/1 store_ln131/2 buf_0_load_5/2 store_ln133/3 store_ln134/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buf_1_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="2" slack="0"/>
<pin id="62" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="1"/>
<pin id="64" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/1 buf_1_load_4/1 store_ln131/2 buf_1_load_5/2 store_ln133/3 store_ln134/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_1_addr_4_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_4/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="buf_0_addr_4_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_0_addr_5_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_addr_5/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buf_1_addr_5_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_5/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="5" slack="0"/>
<pin id="107" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/2 tmp_18/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="0" index="3" bw="5" slack="0"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 tmp_17/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln131_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_16_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln133_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_19_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_20_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="buf_0_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="buf_1_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="buf_1_addr_4_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="buf_0_addr_4_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="buf_1_load_4_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_load_4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="buf_0_load_4_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_load_4 "/>
</bind>
</comp>

<comp id="206" class="1005" name="buf_0_addr_5_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_addr_5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="buf_1_addr_5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="47"><net_src comp="30" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="65"><net_src comp="48" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="66" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="83"><net_src comp="75" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="7"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="56" pin="7"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="38" pin="7"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="56" pin="7"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="102" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="38" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="122" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="112" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="151"><net_src comp="38" pin="7"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="56" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="102" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="56" pin=4"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="148" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="112" pin="4"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="38" pin=4"/></net>

<net id="177"><net_src comp="30" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="183"><net_src comp="48" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="189"><net_src comp="66" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="194"><net_src comp="75" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="199"><net_src comp="56" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="204"><net_src comp="38" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="209"><net_src comp="84" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="214"><net_src comp="93" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_0 | {2 3 }
	Port: buf_1 | {2 3 }
 - Input state : 
	Port: aes_shiftRows.1 : buf_0 | {1 2 3 }
	Port: aes_shiftRows.1 : buf_1 | {1 2 3 }
  - Chain level:
	State 1
		buf_0_load : 1
		buf_1_load : 1
		buf_1_load_4 : 1
		buf_0_load_4 : 1
	State 2
		i : 1
		tmp1 : 1
		trunc_ln131 : 1
		tmp_s : 2
		store_ln131 : 3
		tmp_15 : 1
		tmp_16 : 2
		store_ln131 : 3
		buf_0_load_5 : 1
		buf_1_load_5 : 1
	State 3
		j : 1
		tmp_17 : 1
		trunc_ln133 : 1
		tmp_18 : 1
		tmp_19 : 2
		store_ln133 : 3
		tmp_20 : 2
		store_ln133 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|
| Operation|   Functional Unit  |
|----------|--------------------|
|partselect|     grp_fu_102     |
|          |     grp_fu_112     |
|----------|--------------------|
|          |      i_fu_122      |
|   trunc  | trunc_ln131_fu_126 |
|          |      j_fu_148      |
|          | trunc_ln133_fu_152 |
|----------|--------------------|
|          |    tmp_s_fu_130    |
|bitconcatenate|    tmp_16_fu_139   |
|          |    tmp_19_fu_156   |
|          |    tmp_20_fu_165   |
|----------|--------------------|
|   Total  |                    |
|----------|--------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|buf_0_addr_4_reg_191|    2   |
|buf_0_addr_5_reg_206|    2   |
| buf_0_addr_reg_174 |    2   |
|buf_0_load_4_reg_201|   16   |
|buf_1_addr_4_reg_186|    2   |
|buf_1_addr_5_reg_211|    2   |
| buf_1_addr_reg_180 |    2   |
|buf_1_load_4_reg_196|   16   |
+--------------------+--------+
|        Total       |   44   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   3  |   2  |    6   ||    13   |
| grp_access_fu_38 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_38 |  p2  |   4  |   0  |    0   ||    17   |
| grp_access_fu_56 |  p0  |   3  |   2  |    6   ||    13   |
| grp_access_fu_56 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_56 |  p2  |   4  |   0  |    0   ||    17   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   || 5.14886 ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   78   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   44   |   78   |
+-----------+--------+--------+--------+
