<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> Research | Younghun Kim </title> <meta name="author" content="Younghun Kim"> <meta name="description" content="Memory-centric architectures for accelerator-rich systems."> <meta name="keywords" content="memory-centric architectures, accelerators, RISC-V, Chipyard, Gemmini, FireSim, SHA-3, heterogeneous SoC, data movement, cache coherence"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%E2%9A%99%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://younghun-kim-dev.github.io/research/"> <script src="/assets/js/theme.js?a81d82887dd692e91686b43de4542f18"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav w-100 justify-content-around flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">Younghun Kim </a> </li> <li class="nav-item active"> <a class="nav-link" href="/research/">Research <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects </a> </li> <li class="nav-item "> <a class="nav-link" href="/cv/">CV </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link">ctrl k <i class="ti ti-search"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="post"> <header class="post-header"> <h1 class="post-title">Research</h1> <p class="post-description">Memory-centric architectures for accelerator-rich systems.</p> </header> <article> <p>My work focuses on <strong>memory-centric architectures for accelerator-rich systems</strong>: I study when accelerator speedups survive real cache hierarchies, DRAM, and schedulers instead of collapsing once they share memory.</p> <p>A failed hardware-wallet security review pushed me to treat <strong>data movement as the core of architectural reasoning</strong> rather than an afterthought: crypto accelerators were fast, but unsafe data paths broke key isolation. The same patterns now guide how I analyze accelerators on RISC-V SoCs.</p> <hr> <h2 id="core-question--themes">Core question &amp; themes</h2> <blockquote> <p>Under what memory-system and sharing conditions do accelerator speedups<br> survive integration versus collapse at scale?</p> </blockquote> <p><strong>Themes</strong></p> <ul> <li> <strong>Data movement &amp; memory hierarchy</strong><br> How L1/L2 structure, banking, and DRAM topology limit accelerators long before compute saturates.</li> <li> <strong>Shared-memory contention &amp; predictability</strong><br> How co-running CPU/accelerator workloads reshape throughput and tail latency.</li> <li> <strong>Hardware–software co-design</strong><br> Using schedulers and offload policies together with memory-path changes to keep performance in a tight, predictable band.</li> </ul> <p>I prototype on <strong>Chipyard RISC-V SoCs</strong> (Rocket, BOOM, Gemmini, custom RoCCs) using <strong>Verilator + DRAMSim2</strong> and scale to FPGA-based emulation with <strong>FireSim on AWS EC2 F1</strong>.</p> <hr> <h2 id="independent-chipyard-research-line">Independent Chipyard research line</h2> <h3 id="1-sha-3-accelerator-speedups-vs-message-size-chipyard_sha3">1. SHA-3 accelerator: speedups vs message size (<code class="language-plaintext highlighter-rouge">chipyard_sha3</code>)</h3> <ul> <li>Integrated a <strong>SHA-3 RoCC</strong> with Rocket/BOOM and built an automated pipeline for messages from 136 B to 544 KB.</li> <li>Found speedup collapsing from <strong>206× → 120×</strong> at large sizes due to a <strong>single-bank inclusive L2</strong>, not the accelerator itself.</li> <li>Redesigned the L2 as a <strong>multi-bank inclusive cache</strong>, recovering ≈<strong>34% throughput</strong> at 557 KB and pulling behavior back toward the ~170× speedup plateau.</li> </ul> <p><strong>Takeaway:</strong> headline accelerator speedups are only meaningful with a <strong>memory path that scales</strong> to realistic working sets.</p> <hr> <h3 id="2-gemmini-offload-thresholds--memory-pipeline-chipyard_gemmini">2. Gemmini: offload thresholds &amp; memory pipeline (<code class="language-plaintext highlighter-rouge">chipyard_gemmini</code>)</h3> <ul> <li>Built a <strong>WS/OS GEMM framework</strong> comparing CPU vs Gemmini across matrix sizes and shapes, measuring cycles and MAC/100 cycles.</li> <li>Identified <strong>overhead-dominated small matrices</strong> and <strong>bandwidth-limited large matrices</strong>, showing where the accelerator is underutilized.</li> <li>Co-designed <strong>SPM/ACC banking</strong>, <strong>system bus width</strong>, and <strong>DMA width alignment</strong>, lowering offload thresholds and improving <strong>1024³ throughput by ≈58%</strong>, validated on <strong>FireSim</strong>.</li> </ul> <p><strong>Takeaway:</strong> offloading is <strong>not always good</strong>—the critical <strong>(K^*(M,N))</strong> is a measurable function of tile shape, memory layout, and hierarchy.</p> <hr> <h3 id="3-heterogeneous-soc-memory-contention-chipyard_hetero">3. Heterogeneous SoC memory contention (<code class="language-plaintext highlighter-rouge">chipyard_hetero</code>)</h3> <ul> <li>Built a <strong>co-run profiling framework</strong> on a BOOM + 2×Rocket + Gemmini SoC with configurable DRAM/L2 topology.</li> <li>Showed that with a single DRAM channel and default L2, co-run stress slows a 256×256 GEMM by ≈<strong>3×</strong> via <strong>DRAM saturation</strong> and <strong>L2 bank contention</strong>.</li> <li>Combining <strong>2 DRAM channels + 4-bank L2 + tuned memory-controller parameters</strong> and <strong>phase-aware scheduling</strong> recovered throughput by up to <strong>2.7×</strong> and tightened tile-latency bands.</li> </ul> <p><strong>Takeaway:</strong> under contention, <strong>memory topology and scheduling</strong>, not raw compute, dominate accelerator behavior.</p> <hr> <h2 id="methodology--tools">Methodology &amp; tools</h2> <p>Across these projects, I use a <strong>measurement-first, integration-first</strong> loop:</p> <ul> <li>Start from <strong>full systems</strong> (caches, coherence, DRAM timing, co-running workloads), not idealized standalone accelerators.</li> <li>Use <strong>Chipyard + Verilator + DRAMSim2</strong> for cycle-accurate traces, then move to <strong>FireSim</strong> when workloads or interference patterns outgrow software simulation.</li> <li>Trace the <strong>memory path explicitly</strong> (UART logs, per-tile/per-phase cycles) to separate compute vs cache vs DRAM effects.</li> <li>Use these measurements to co-design <strong>accelerator interfaces, memory hierarchies, and runtime policies</strong> (offload thresholds, schedulers).</li> </ul> <p>Tool stack (selected):</p> <ul> <li> <strong>Architecture &amp; RTL</strong>: Chipyard, BOOM, Rocket, Gemmini, RoCC, Verilog/SystemVerilog, Chisel/Scala</li> <li> <strong>Simulation &amp; emulation</strong>: Verilator + DRAMSim2, FireSim on AWS EC2 F1</li> <li> <strong>Systems</strong>: Linux, Buildroot, Docker, Git/CI</li> </ul> <hr> <h2 id="longer-term-directions">Longer-term directions</h2> <p>I plan to extend this line of work to:</p> <ul> <li> <strong>Multi-accelerator, multi-tenant systems</strong><br> Scaling co-run and offload-threshold analyses to multiple DSAs sharing memory and interconnects.</li> <li> <strong>Emerging memory systems</strong><br> Applying bandwidth-sensitivity and contention profiling to <strong>CXL-based tiered memory</strong>, <strong>PIM</strong>, and <strong>chiplet DRAM</strong>.</li> <li> <strong>Predictable performance under shared resources</strong><br> Developing <strong>design rules and runtime policies</strong> that keep accelerators within a tight performance band under contention and power limits.</li> </ul> <p>Ultimately, I want to build <strong>memory-centric accelerator platforms that keep their promises</strong>: when real memory systems and multi-tenant workloads appear, performance should <strong>degrade gracefully</strong>, not collapse.</p> <p>For concrete figures and code, see the <a href="/projects/">Projects</a> page and the corresponding branches in my Chipyard fork:</p> <ul> <li><code class="language-plaintext highlighter-rouge">chipyard_sha3</code></li> <li><code class="language-plaintext highlighter-rouge">chipyard_gemmini</code></li> <li><code class="language-plaintext highlighter-rouge">chipyard_hetero</code></li> </ul> </article> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Younghun Kim. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with the <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script defer src="/assets/js/progress-bar.js?2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> <script type="module" src="/assets/js/search/ninja-keys.min.js?a3446f084dcaecc5f75aa1757d087dcf"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script src="/assets/js/search-setup.js?6c304f7b1992d4b60f7a07956e52f04a"></script> <script src="/assets/js/search-data.js"></script> <script src="/assets/js/shortcut-key.js?6f508d74becd347268a7f822bca7309d"></script> </body> </html>