(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param9 = (8'ha0)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h27):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(2'h3):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire4;
  reg [(3'h4):(1'h0)] reg6 = (1'h0);
  reg [(4'h8):(1'h0)] reg5 = (1'h0);
  assign y = {wire8, wire7, wire4, reg6, reg5, (1'h0)};
  assign wire4 = $unsigned(($unsigned(wire1) && $unsigned(wire2)));
  always
    @(posedge clk) begin
      if ((wire1 ? wire2[(2'h3):(1'h1)] : wire1))
        begin
          reg5 <= (!$signed(wire1[(1'h1):(1'h1)]));
        end
      else
        begin
          reg5 <= $unsigned(wire4);
          reg6 <= $unsigned(((8'hae) ? $signed(wire2) : (&(|reg5))));
        end
    end
  assign wire7 = $signed(wire4);
  assign wire8 = (!(wire0 >> (~wire4)));
endmodule