Classic Timing Analyzer report for DataPath
Tue Dec 01 15:16:02 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                ; To                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 9.109 ns                         ; Sub                                                 ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.061 ns                        ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; Aeq0                                                ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.703 ns                         ; Meminst                                             ; MeminstOut[4]                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.101 ns                        ; Meminst                                             ; RAM:ramA|Q[6]                                       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 44.32 MHz ( period = 22.562 ns ) ; RAM:ramA|ram~206                                    ; RAM:ramA|Q[6]                                       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~209                                    ; clk        ; clk      ; 256          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                     ;                                                     ;            ;          ; 256          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MemWr           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Meminst         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 44.32 MHz ( period = 22.562 ns )                    ; RAM:ramA|ram~206 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 44.83 MHz ( period = 22.308 ns )                    ; RAM:ramA|ram~24  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 44.99 MHz ( period = 22.226 ns )                    ; RAM:ramA|ram~48  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 45.66 MHz ( period = 21.900 ns )                    ; RAM:ramA|ram~17  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; 46.19 MHz ( period = 21.650 ns )                    ; RAM:ramA|ram~25  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.596 ns )                    ; RAM:ramA|ram~32  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; RAM:ramA|ram~68  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 46.53 MHz ( period = 21.490 ns )                    ; RAM:ramA|ram~200 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 46.55 MHz ( period = 21.480 ns )                    ; RAM:ramA|ram~16  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.047 ns                ;
; N/A                                     ; 46.57 MHz ( period = 21.474 ns )                    ; RAM:ramA|ram~201 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.348 ns                ;
; N/A                                     ; 46.70 MHz ( period = 21.412 ns )                    ; RAM:ramA|ram~161 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.402 ns )                    ; RAM:ramA|ram~27  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.340 ns )                    ; RAM:ramA|ram~18  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 46.87 MHz ( period = 21.336 ns )                    ; RAM:ramA|ram~8   ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 46.93 MHz ( period = 21.310 ns )                    ; RAM:ramA|ram~179 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 46.94 MHz ( period = 21.304 ns )                    ; RAM:ramA|ram~66  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 46.96 MHz ( period = 21.296 ns )                    ; RAM:ramA|ram~7   ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 46.99 MHz ( period = 21.280 ns )                    ; RAM:ramA|ram~183 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; RAM:ramA|ram~31  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; RAM:ramA|ram~52  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; 47.19 MHz ( period = 21.190 ns )                    ; RAM:ramA|ram~26  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 47.20 MHz ( period = 21.188 ns )                    ; RAM:ramA|ram~9   ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 47.27 MHz ( period = 21.154 ns )                    ; RAM:ramA|ram~50  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 47.28 MHz ( period = 21.152 ns )                    ; RAM:ramA|ram~204 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 47.28 MHz ( period = 21.152 ns )                    ; RAM:ramA|ram~34  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 47.29 MHz ( period = 21.144 ns )                    ; RAM:ramA|ram~215 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.122 ns )                    ; RAM:ramA|ram~162 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.605 ns                ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; RAM:ramA|ram~70  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 47.38 MHz ( period = 21.106 ns )                    ; RAM:ramA|ram~33  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 47.44 MHz ( period = 21.080 ns )                    ; RAM:ramA|ram~12  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 47.45 MHz ( period = 21.074 ns )                    ; RAM:ramA|ram~238 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 47.52 MHz ( period = 21.044 ns )                    ; RAM:ramA|ram~128 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 47.54 MHz ( period = 21.034 ns )                    ; RAM:ramA|ram~145 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; RAM:ramA|ram~177 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 47.57 MHz ( period = 21.020 ns )                    ; RAM:ramA|ram~144 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 47.62 MHz ( period = 20.998 ns )                    ; RAM:ramA|ram~163 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; 47.64 MHz ( period = 20.992 ns )                    ; RAM:ramA|ram~192 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.988 ns )                    ; RAM:ramA|ram~10  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.986 ns )                    ; RAM:ramA|ram~181 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A                                     ; 47.66 MHz ( period = 20.984 ns )                    ; RAM:ramA|ram~203 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 47.76 MHz ( period = 20.936 ns )                    ; RAM:ramA|ram~198 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; 47.90 MHz ( period = 20.876 ns )                    ; RAM:ramA|ram~227 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; RAM:ramA|ram~209 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 47.96 MHz ( period = 20.852 ns )                    ; RAM:ramA|ram~44  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; 47.99 MHz ( period = 20.836 ns )                    ; RAM:ramA|ram~100 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 48.02 MHz ( period = 20.826 ns )                    ; RAM:ramA|ram~42  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; 48.03 MHz ( period = 20.822 ns )                    ; RAM:ramA|ram~0   ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.107 ns                ;
; N/A                                     ; 48.06 MHz ( period = 20.806 ns )                    ; RAM:ramA|ram~213 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; RAM:ramA|ram~87  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.798 ns )                    ; RAM:ramA|ram~202 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.792 ns )                    ; RAM:ramA|ram~211 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 48.10 MHz ( period = 20.788 ns )                    ; RAM:ramA|ram~1   ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 48.16 MHz ( period = 20.766 ns )                    ; RAM:ramA|ram~147 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 48.18 MHz ( period = 20.756 ns )                    ; RAM:ramA|ram~29  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 48.21 MHz ( period = 20.744 ns )                    ; RAM:ramA|ram~193 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.128 ns                ;
; N/A                                     ; 48.21 MHz ( period = 20.742 ns )                    ; RAM:ramA|ram~151 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 48.22 MHz ( period = 20.740 ns )                    ; RAM:ramA|ram~28  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.932 ns                ;
; N/A                                     ; 48.22 MHz ( period = 20.740 ns )                    ; RAM:ramA|ram~207 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.884 ns                ;
; N/A                                     ; 48.23 MHz ( period = 20.734 ns )                    ; RAM:ramA|ram~30  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 48.24 MHz ( period = 20.728 ns )                    ; RAM:ramA|ram~5   ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 48.25 MHz ( period = 20.724 ns )                    ; RAM:ramA|ram~3   ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; RAM:ramA|ram~129 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 48.27 MHz ( period = 20.716 ns )                    ; RAM:ramA|ram~205 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 48.30 MHz ( period = 20.702 ns )                    ; RAM:ramA|ram~178 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; RAM:ramA|ram~223 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 48.31 MHz ( period = 20.698 ns )                    ; RAM:ramA|ram~180 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.696 ns )                    ; RAM:ramA|ram~150 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 48.35 MHz ( period = 20.684 ns )                    ; RAM:ramA|ram~212 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; RAM:ramA|ram~36  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 48.37 MHz ( period = 20.672 ns )                    ; RAM:ramA|ram~196 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; 48.46 MHz ( period = 20.636 ns )                    ; RAM:ramA|ram~98  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 48.46 MHz ( period = 20.634 ns )                    ; RAM:ramA|ram~83  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 48.47 MHz ( period = 20.632 ns )                    ; RAM:ramA|ram~225 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 4.383 ns                ;
; N/A                                     ; 48.49 MHz ( period = 20.622 ns )                    ; RAM:ramA|ram~65  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.044 ns                ;
; N/A                                     ; 48.50 MHz ( period = 20.618 ns )                    ; RAM:ramA|ram~64  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 48.58 MHz ( period = 20.586 ns )                    ; RAM:ramA|ram~96  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 48.58 MHz ( period = 20.584 ns )                    ; RAM:ramA|ram~166 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 48.61 MHz ( period = 20.574 ns )                    ; RAM:ramA|ram~4   ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 48.61 MHz ( period = 20.572 ns )                    ; RAM:ramA|ram~49  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 48.66 MHz ( period = 20.552 ns )                    ; RAM:ramA|ram~2   ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.540 ns )                    ; RAM:ramA|ram~159 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.536 ns )                    ; RAM:ramA|ram~176 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 2.563 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.526 ns )                    ; RAM:ramA|ram~214 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 48.73 MHz ( period = 20.522 ns )                    ; RAM:ramA|ram~111 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.518 ns )                    ; RAM:ramA|ram~20  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 48.75 MHz ( period = 20.512 ns )                    ; RAM:ramA|ram~174 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 48.76 MHz ( period = 20.510 ns )                    ; RAM:ramA|ram~103 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.229 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; RAM:ramA|ram~23  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; RAM:ramA|ram~130 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.025 ns                ;
; N/A                                     ; 48.81 MHz ( period = 20.486 ns )                    ; RAM:ramA|ram~182 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 48.83 MHz ( period = 20.480 ns )                    ; RAM:ramA|ram~69  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; RAM:ramA|ram~168 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.464 ns )                    ; RAM:ramA|ram~146 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 48.90 MHz ( period = 20.450 ns )                    ; RAM:ramA|ram~148 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.792 ns                ;
; N/A                                     ; 48.90 MHz ( period = 20.448 ns )                    ; RAM:ramA|ram~114 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 48.92 MHz ( period = 20.440 ns )                    ; RAM:ramA|ram~89  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 48.96 MHz ( period = 20.426 ns )                    ; RAM:ramA|ram~56  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 48.96 MHz ( period = 20.424 ns )                    ; RAM:ramA|ram~149 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.771 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.420 ns )                    ; RAM:ramA|ram~102 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 48.98 MHz ( period = 20.418 ns )                    ; RAM:ramA|ram~142 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; 49.03 MHz ( period = 20.394 ns )                    ; RAM:ramA|ram~81  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 49.04 MHz ( period = 20.392 ns )                    ; RAM:ramA|ram~80  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 49.04 MHz ( period = 20.392 ns )                    ; RAM:ramA|ram~76  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; RAM:ramA|ram~90  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 49.10 MHz ( period = 20.366 ns )                    ; RAM:ramA|ram~21  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.352 ns )                    ; RAM:ramA|ram~132 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 49.14 MHz ( period = 20.350 ns )                    ; RAM:ramA|ram~54  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.651 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; RAM:ramA|ram~121 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.334 ns )                    ; RAM:ramA|ram~153 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.332 ns )                    ; RAM:ramA|ram~60  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 49.27 MHz ( period = 20.298 ns )                    ; RAM:ramA|ram~97  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 49.27 MHz ( period = 20.296 ns )                    ; RAM:ramA|ram~85  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 49.30 MHz ( period = 20.284 ns )                    ; RAM:ramA|ram~71  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 49.32 MHz ( period = 20.276 ns )                    ; RAM:ramA|ram~127 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 49.34 MHz ( period = 20.268 ns )                    ; RAM:ramA|ram~82  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 49.36 MHz ( period = 20.258 ns )                    ; RAM:ramA|ram~210 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.928 ns                ;
; N/A                                     ; 49.37 MHz ( period = 20.254 ns )                    ; RAM:ramA|ram~41  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.480 ns                ;
; N/A                                     ; 49.41 MHz ( period = 20.240 ns )                    ; RAM:ramA|ram~160 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.236 ns )                    ; RAM:ramA|ram~131 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 49.48 MHz ( period = 20.210 ns )                    ; RAM:ramA|ram~39  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.186 ns )                    ; RAM:ramA|ram~137 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.504 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.186 ns )                    ; RAM:ramA|ram~14  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.182 ns )                    ; RAM:ramA|ram~165 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.180 ns )                    ; RAM:ramA|ram~58  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.922 ns                ;
; N/A                                     ; 49.59 MHz ( period = 20.166 ns )                    ; RAM:ramA|ram~208 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 49.60 MHz ( period = 20.160 ns )                    ; RAM:ramA|ram~78  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 49.61 MHz ( period = 20.156 ns )                    ; RAM:ramA|ram~40  ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.148 ns )                    ; RAM:ramA|ram~167 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 49.65 MHz ( period = 20.142 ns )                    ; RAM:ramA|ram~124 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 49.67 MHz ( period = 20.132 ns )                    ; RAM:ramA|ram~135 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; RAM:ramA|ram~120 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.120 ns )                    ; RAM:ramA|ram~55  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; RAM:ramA|ram~155 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; RAM:ramA|ram~67  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.104 ns )                    ; RAM:ramA|ram~126 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 49.78 MHz ( period = 20.088 ns )                    ; RAM:ramA|ram~109 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; RAM:ramA|ram~136 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; 49.84 MHz ( period = 20.064 ns )                    ; RAM:ramA|ram~164 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 49.84 MHz ( period = 20.064 ns )                    ; RAM:ramA|ram~133 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.042 ns )                    ; RAM:ramA|ram~116 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 49.93 MHz ( period = 20.028 ns )                    ; RAM:ramA|ram~156 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.950 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.022 ns )                    ; RAM:ramA|ram~143 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 49.99 MHz ( period = 20.004 ns )                    ; RAM:ramA|ram~38  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 50.05 MHz ( period = 19.982 ns )                    ; RAM:ramA|ram~84  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.607 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.956 ns )                    ; RAM:ramA|ram~251 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.948 ns )                    ; RAM:ramA|ram~101 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; RAM:ramA|ram~171 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A                                     ; 50.24 MHz ( period = 19.906 ns )                    ; RAM:ramA|ram~224 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 50.29 MHz ( period = 19.886 ns )                    ; RAM:ramA|ram~19  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.878 ns )                    ; RAM:ramA|ram~243 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; RAM:ramA|ram~112 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.874 ns )                    ; RAM:ramA|ram~154 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.872 ns )                    ; RAM:ramA|ram~226 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; RAM:ramA|ram~221 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 50.42 MHz ( period = 19.832 ns )                    ; RAM:ramA|ram~15  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.028 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; RAM:ramA|ram~172 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.768 ns                ;
; N/A                                     ; 50.48 MHz ( period = 19.808 ns )                    ; RAM:ramA|ram~99  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 2.881 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.800 ns )                    ; RAM:ramA|ram~158 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; RAM:ramA|ram~170 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.777 ns                ;
; N/A                                     ; 50.52 MHz ( period = 19.794 ns )                    ; RAM:ramA|ram~194 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.790 ns )                    ; RAM:ramA|ram~105 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 50.58 MHz ( period = 19.770 ns )                    ; RAM:ramA|ram~234 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 50.63 MHz ( period = 19.752 ns )                    ; RAM:ramA|ram~241 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.193 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.748 ns )                    ; RAM:ramA|ram~249 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 50.65 MHz ( period = 19.744 ns )                    ; RAM:ramA|ram~53  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 50.65 MHz ( period = 19.744 ns )                    ; RAM:ramA|ram~13  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; RAM:ramA|ram~232 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; RAM:ramA|ram~230 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.272 ns                ;
; N/A                                     ; 50.68 MHz ( period = 19.732 ns )                    ; RAM:ramA|ram~141 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 50.69 MHz ( period = 19.728 ns )                    ; RAM:ramA|ram~139 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; 50.72 MHz ( period = 19.718 ns )                    ; RAM:ramA|ram~37  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.897 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; RAM:ramA|ram~169 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 50.74 MHz ( period = 19.708 ns )                    ; RAM:ramA|ram~11  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 50.74 MHz ( period = 19.708 ns )                    ; RAM:ramA|ram~22  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.690 ns )                    ; RAM:ramA|ram~119 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.688 ns )                    ; RAM:ramA|ram~233 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.111 ns                ;
; N/A                                     ; 50.91 MHz ( period = 19.644 ns )                    ; RAM:ramA|ram~92  ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; RAM:ramA|ram~108 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 2.953 ns                ;
; N/A                                     ; 51.01 MHz ( period = 19.604 ns )                    ; RAM:ramA|ram~46  ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; RAM:ramA|ram~61  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 51.14 MHz ( period = 19.556 ns )                    ; RAM:ramA|ram~6   ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 51.18 MHz ( period = 19.538 ns )                    ; RAM:ramA|ram~74  ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 51.20 MHz ( period = 19.530 ns )                    ; RAM:ramA|ram~47  ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.526 ns )                    ; RAM:ramA|ram~140 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 51.28 MHz ( period = 19.500 ns )                    ; RAM:ramA|ram~217 ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.494 ns )                    ; RAM:ramA|ram~219 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 51.37 MHz ( period = 19.468 ns )                    ; RAM:ramA|ram~134 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.355 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; RAM:ramA|ram~228 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 51.40 MHz ( period = 19.456 ns )                    ; RAM:ramA|ram~57  ; RAM:ramA|Q[1] ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.450 ns )                    ; RAM:ramA|ram~104 ; RAM:ramA|Q[0] ; clk        ; clk      ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; RAM:ramA|ram~252 ; RAM:ramA|Q[4] ; clk        ; clk      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 51.53 MHz ( period = 19.408 ns )                    ; RAM:ramA|ram~195 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.429 ns                ;
; N/A                                     ; 51.53 MHz ( period = 19.406 ns )                    ; RAM:ramA|ram~254 ; RAM:ramA|Q[6] ; clk        ; clk      ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; RAM:ramA|ram~235 ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 51.55 MHz ( period = 19.398 ns )                    ; RAM:ramA|ram~229 ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.368 ns )                    ; RAM:ramA|ram~175 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; RAM:ramA|ram~75  ; RAM:ramA|Q[3] ; clk        ; clk      ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.306 ns )                    ; RAM:ramA|ram~239 ; RAM:ramA|Q[7] ; clk        ; clk      ; None                        ; None                      ; 2.760 ns                ;
; N/A                                     ; 51.82 MHz ( period = 19.298 ns )                    ; RAM:ramA|ram~45  ; RAM:ramA|Q[5] ; clk        ; clk      ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.284 ns )                    ; RAM:ramA|ram~106 ; RAM:ramA|Q[2] ; clk        ; clk      ; None                        ; None                      ; 2.778 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                              ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~209 ; clk        ; clk      ; None                       ; None                       ; 0.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~211 ; clk        ; clk      ; None                       ; None                       ; 0.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~102 ; clk        ; clk      ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~182 ; clk        ; clk      ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~86  ; clk        ; clk      ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~121 ; clk        ; clk      ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~179 ; clk        ; clk      ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~178 ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~213 ; clk        ; clk      ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~80  ; clk        ; clk      ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~126 ; clk        ; clk      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~243 ; clk        ; clk      ; None                       ; None                       ; 0.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~146 ; clk        ; clk      ; None                       ; None                       ; 1.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~120 ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~110 ; clk        ; clk      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~25  ; clk        ; clk      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~75  ; clk        ; clk      ; None                       ; None                       ; 0.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~64  ; clk        ; clk      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~70  ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~113 ; clk        ; clk      ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~118 ; clk        ; clk      ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~29  ; clk        ; clk      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~177 ; clk        ; clk      ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~147 ; clk        ; clk      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~6   ; clk        ; clk      ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~101 ; clk        ; clk      ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~99  ; clk        ; clk      ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~183 ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~166 ; clk        ; clk      ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~109 ; clk        ; clk      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~150 ; clk        ; clk      ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~125 ; clk        ; clk      ; None                       ; None                       ; 1.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~30  ; clk        ; clk      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~5   ; clk        ; clk      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~246 ; clk        ; clk      ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~1   ; clk        ; clk      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~145 ; clk        ; clk      ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~85  ; clk        ; clk      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~24  ; clk        ; clk      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~200 ; clk        ; clk      ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~81  ; clk        ; clk      ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~206 ; clk        ; clk      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~104 ; clk        ; clk      ; None                       ; None                       ; 1.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~26  ; clk        ; clk      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~180 ; clk        ; clk      ; None                       ; None                       ; 2.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~2   ; clk        ; clk      ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~67  ; clk        ; clk      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~181 ; clk        ; clk      ; None                       ; None                       ; 2.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~174 ; clk        ; clk      ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~68  ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~84  ; clk        ; clk      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~210 ; clk        ; clk      ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~144 ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~46  ; clk        ; clk      ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~112 ; clk        ; clk      ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~51  ; clk        ; clk      ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~82  ; clk        ; clk      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~203 ; clk        ; clk      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~163 ; clk        ; clk      ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~31  ; clk        ; clk      ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~176 ; clk        ; clk      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~87  ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~65  ; clk        ; clk      ; None                       ; None                       ; 2.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~151 ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~45  ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~214 ; clk        ; clk      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~124 ; clk        ; clk      ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~7   ; clk        ; clk      ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~117 ; clk        ; clk      ; None                       ; None                       ; 1.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~78  ; clk        ; clk      ; None                       ; None                       ; 1.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~205 ; clk        ; clk      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~170 ; clk        ; clk      ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~98  ; clk        ; clk      ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~230 ; clk        ; clk      ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~88  ; clk        ; clk      ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~241 ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~105 ; clk        ; clk      ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~215 ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~202 ; clk        ; clk      ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~18  ; clk        ; clk      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~167 ; clk        ; clk      ; None                       ; None                       ; 1.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~53  ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~103 ; clk        ; clk      ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~108 ; clk        ; clk      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~27  ; clk        ; clk      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~222 ; clk        ; clk      ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~69  ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~198 ; clk        ; clk      ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~71  ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~148 ; clk        ; clk      ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~97  ; clk        ; clk      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~149 ; clk        ; clk      ; None                       ; None                       ; 2.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~91  ; clk        ; clk      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~123 ; clk        ; clk      ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~165 ; clk        ; clk      ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~201 ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~173 ; clk        ; clk      ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~245 ; clk        ; clk      ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~90  ; clk        ; clk      ; None                       ; None                       ; 1.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~4   ; clk        ; clk      ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~94  ; clk        ; clk      ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~20  ; clk        ; clk      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~72  ; clk        ; clk      ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~21  ; clk        ; clk      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~160 ; clk        ; clk      ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~22  ; clk        ; clk      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~197 ; clk        ; clk      ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~37  ; clk        ; clk      ; None                       ; None                       ; 2.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~218 ; clk        ; clk      ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~190 ; clk        ; clk      ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~131 ; clk        ; clk      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~107 ; clk        ; clk      ; None                       ; None                       ; 2.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~77  ; clk        ; clk      ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~171 ; clk        ; clk      ; None                       ; None                       ; 2.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~73  ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~208 ; clk        ; clk      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~207 ; clk        ; clk      ; None                       ; None                       ; 2.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~227 ; clk        ; clk      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~92  ; clk        ; clk      ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~162 ; clk        ; clk      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~3   ; clk        ; clk      ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~61  ; clk        ; clk      ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~194 ; clk        ; clk      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~0   ; clk        ; clk      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~204 ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~237 ; clk        ; clk      ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~42  ; clk        ; clk      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~212 ; clk        ; clk      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~35  ; clk        ; clk      ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~158 ; clk        ; clk      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~172 ; clk        ; clk      ; None                       ; None                       ; 2.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~199 ; clk        ; clk      ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~195 ; clk        ; clk      ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~59  ; clk        ; clk      ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~38  ; clk        ; clk      ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~54  ; clk        ; clk      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~116 ; clk        ; clk      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~130 ; clk        ; clk      ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~28  ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~250 ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~62  ; clk        ; clk      ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~169 ; clk        ; clk      ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~23  ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~66  ; clk        ; clk      ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~43  ; clk        ; clk      ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~164 ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~114 ; clk        ; clk      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~83  ; clk        ; clk      ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~57  ; clk        ; clk      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~49  ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~15  ; clk        ; clk      ; None                       ; None                       ; 2.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~55  ; clk        ; clk      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~127 ; clk        ; clk      ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~235 ; clk        ; clk      ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~168 ; clk        ; clk      ; None                       ; None                       ; 2.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~216 ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~134 ; clk        ; clk      ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~220 ; clk        ; clk      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~96  ; clk        ; clk      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~16  ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~232 ; clk        ; clk      ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~111 ; clk        ; clk      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~115 ; clk        ; clk      ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~44  ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~135 ; clk        ; clk      ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~8   ; clk        ; clk      ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~13  ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~50  ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~56  ; clk        ; clk      ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~154 ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~93  ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~175 ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~32  ; clk        ; clk      ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~248 ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~161 ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~40  ; clk        ; clk      ; None                       ; None                       ; 2.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; RAM:ramA|ram~247 ; clk        ; clk      ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~33  ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~34  ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~58  ; clk        ; clk      ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~76  ; clk        ; clk      ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; RAM:ramA|ram~106 ; clk        ; clk      ; None                       ; None                       ; 2.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~100 ; clk        ; clk      ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~19  ; clk        ; clk      ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~238 ; clk        ; clk      ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~136 ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~224 ; clk        ; clk      ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; RAM:ramA|ram~11  ; clk        ; clk      ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~41  ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; RAM:ramA|ram~36  ; clk        ; clk      ; None                       ; None                       ; 2.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~185 ; clk        ; clk      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~229 ; clk        ; clk      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; RAM:ramA|ram~142 ; clk        ; clk      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~253 ; clk        ; clk      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~128 ; clk        ; clk      ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; RAM:ramA|ram~152 ; clk        ; clk      ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~141 ; clk        ; clk      ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; RAM:ramA|ram~133 ; clk        ; clk      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~233 ; clk        ; clk      ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; RAM:ramA|ram~9   ; clk        ; clk      ; None                       ; None                       ; 2.167 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+---------+-----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                  ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------+----------+
; N/A   ; None         ; 9.109 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A   ; None         ; 8.958 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A   ; None         ; 8.900 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A   ; None         ; 8.787 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A   ; None         ; 8.630 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A   ; None         ; 8.325 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A   ; None         ; 8.098 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A   ; None         ; 6.847 ns   ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A   ; None         ; 6.785 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A   ; None         ; 6.575 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A   ; None         ; 5.699 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A   ; None         ; 5.670 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A   ; None         ; 5.642 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A   ; None         ; 5.495 ns   ; Meminst ; RAM:ramA|Q[0]                                       ; clk      ;
; N/A   ; None         ; 5.396 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[5] ; clk      ;
; N/A   ; None         ; 5.330 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A   ; None         ; 5.310 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A   ; None         ; 5.307 ns   ; Meminst ; RAM:ramA|Q[2]                                       ; clk      ;
; N/A   ; None         ; 5.293 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A   ; None         ; 5.289 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A   ; None         ; 5.286 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A   ; None         ; 5.285 ns   ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A   ; None         ; 5.274 ns   ; Meminst ; RAM:ramA|Q[4]                                       ; clk      ;
; N/A   ; None         ; 5.268 ns   ; Meminst ; RAM:ramA|Q[1]                                       ; clk      ;
; N/A   ; None         ; 5.237 ns   ; Meminst ; RAM:ramA|Q[5]                                       ; clk      ;
; N/A   ; None         ; 5.236 ns   ; Meminst ; RAM:ramA|Q[3]                                       ; clk      ;
; N/A   ; None         ; 5.226 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A   ; None         ; 5.226 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A   ; None         ; 5.220 ns   ; MemWr   ; RAM:ramA|Q[6]                                       ; clk      ;
; N/A   ; None         ; 5.205 ns   ; Meminst ; RAM:ramA|Q[7]                                       ; clk      ;
; N/A   ; None         ; 5.147 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A   ; None         ; 5.143 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A   ; None         ; 5.054 ns   ; MemWr   ; RAM:ramA|Q[0]                                       ; clk      ;
; N/A   ; None         ; 5.038 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; clk      ;
; N/A   ; None         ; 5.038 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; clk      ;
; N/A   ; None         ; 5.038 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; clk      ;
; N/A   ; None         ; 5.038 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; clk      ;
; N/A   ; None         ; 4.968 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A   ; None         ; 4.968 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A   ; None         ; 4.948 ns   ; MemWr   ; RAM:ramA|Q[5]                                       ; clk      ;
; N/A   ; None         ; 4.933 ns   ; MemWr   ; RAM:ramA|Q[3]                                       ; clk      ;
; N/A   ; None         ; 4.920 ns   ; MemWr   ; RAM:ramA|Q[4]                                       ; clk      ;
; N/A   ; None         ; 4.910 ns   ; Meminst ; RAM:ramA|Q[6]                                       ; clk      ;
; N/A   ; None         ; 4.906 ns   ; MemWr   ; RAM:ramA|Q[2]                                       ; clk      ;
; N/A   ; None         ; 4.899 ns   ; in[2]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A   ; None         ; 4.835 ns   ; MemWr   ; RAM:ramA|Q[7]                                       ; clk      ;
; N/A   ; None         ; 4.808 ns   ; in[0]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A   ; None         ; 4.765 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A   ; None         ; 4.761 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A   ; None         ; 4.734 ns   ; in[7]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A   ; None         ; 4.729 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; clk      ;
; N/A   ; None         ; 4.669 ns   ; in[6]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A   ; None         ; 4.625 ns   ; in[3]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A   ; None         ; 4.608 ns   ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A   ; None         ; 4.435 ns   ; MemWr   ; RAM:ramA|Q[1]                                       ; clk      ;
; N/A   ; None         ; 4.405 ns   ; in[1]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A   ; None         ; 4.404 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[6] ; clk      ;
; N/A   ; None         ; 4.404 ns   ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[7] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; clk      ;
; N/A   ; None         ; 4.390 ns   ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; clk      ;
; N/A   ; None         ; 4.384 ns   ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A   ; None         ; 4.177 ns   ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; clk      ;
; N/A   ; None         ; 4.177 ns   ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; clk      ;
; N/A   ; None         ; 4.177 ns   ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; clk      ;
; N/A   ; None         ; 4.177 ns   ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; clk      ;
; N/A   ; None         ; 4.177 ns   ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; clk      ;
; N/A   ; None         ; 4.154 ns   ; in[5]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A   ; None         ; 3.975 ns   ; in[4]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
+-------+--------------+------------+---------+-----------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                  ;
+-------+--------------+------------+-----------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                ; To            ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------+---------------+------------+
; N/A   ; None         ; 11.061 ns  ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; Aeq0          ; clk        ;
; N/A   ; None         ; 11.012 ns  ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; Aeq0          ; clk        ;
; N/A   ; None         ; 10.678 ns  ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; Aeq0          ; clk        ;
; N/A   ; None         ; 10.529 ns  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 10.428 ns  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; MeminstOut[4] ; clk        ;
; N/A   ; None         ; 10.286 ns  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 10.273 ns  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 10.030 ns  ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; Aeq0          ; clk        ;
; N/A   ; None         ; 10.025 ns  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 9.977 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; Aeq0          ; clk        ;
; N/A   ; None         ; 9.923 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; Aeq0          ; clk        ;
; N/A   ; None         ; 9.676 ns   ; InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 9.603 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; Aeq0          ; clk        ;
; N/A   ; None         ; 9.593 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; MeminstOut[0] ; clk        ;
; N/A   ; None         ; 9.383 ns   ; RAM:ramA|Q[7]                                       ; RAMout[7]     ; clk        ;
; N/A   ; None         ; 9.282 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; MeminstOut[2] ; clk        ;
; N/A   ; None         ; 9.281 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; Aeq0          ; clk        ;
; N/A   ; None         ; 9.229 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; MeminstOut[3] ; clk        ;
; N/A   ; None         ; 8.908 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; Apos          ; clk        ;
; N/A   ; None         ; 8.667 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; MeminstOut[1] ; clk        ;
; N/A   ; None         ; 8.627 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; regAOut[5]    ; clk        ;
; N/A   ; None         ; 8.610 ns   ; RAM:ramA|Q[2]                                       ; RAMout[2]     ; clk        ;
; N/A   ; None         ; 8.599 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; regAOut[4]    ; clk        ;
; N/A   ; None         ; 8.589 ns   ; RAM:ramA|Q[1]                                       ; RAMout[1]     ; clk        ;
; N/A   ; None         ; 8.580 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; regAOut[7]    ; clk        ;
; N/A   ; None         ; 8.263 ns   ; RAM:ramA|Q[3]                                       ; RAMout[3]     ; clk        ;
; N/A   ; None         ; 8.222 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; regAOut[6]    ; clk        ;
; N/A   ; None         ; 8.214 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; regAOut[3]    ; clk        ;
; N/A   ; None         ; 8.152 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[7] ; IR75[2]       ; clk        ;
; N/A   ; None         ; 8.068 ns   ; RAM:ramA|Q[6]                                       ; RAMout[6]     ; clk        ;
; N/A   ; None         ; 8.039 ns   ; RAM:ramA|Q[4]                                       ; RAMout[4]     ; clk        ;
; N/A   ; None         ; 8.039 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; regAOut[1]    ; clk        ;
; N/A   ; None         ; 8.003 ns   ; RAM:ramA|Q[0]                                       ; RAMout[0]     ; clk        ;
; N/A   ; None         ; 7.985 ns   ; RAM:ramA|Q[5]                                       ; RAMout[5]     ; clk        ;
; N/A   ; None         ; 7.961 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[5] ; IR75[0]       ; clk        ;
; N/A   ; None         ; 7.932 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; regAOut[2]    ; clk        ;
; N/A   ; None         ; 7.904 ns   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; regAOut[0]    ; clk        ;
; N/A   ; None         ; 7.555 ns   ; InstructionCycleOperations:ICO|Register:IR|A_Reg[6] ; IR75[1]       ; clk        ;
+-------+--------------+------------+-----------------------------------------------------+---------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+---------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To            ;
+-------+-------------------+-----------------+---------+---------------+
; N/A   ; None              ; 9.703 ns        ; Meminst ; MeminstOut[4] ;
; N/A   ; None              ; 8.903 ns        ; Meminst ; MeminstOut[2] ;
; N/A   ; None              ; 8.846 ns        ; Meminst ; MeminstOut[3] ;
; N/A   ; None              ; 8.642 ns        ; Meminst ; MeminstOut[0] ;
; N/A   ; None              ; 8.289 ns        ; Meminst ; MeminstOut[1] ;
+-------+-------------------+-----------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+---------+-----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                  ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------+----------+
; N/A           ; None        ; -2.101 ns ; Meminst ; RAM:ramA|Q[6]                                       ; clk      ;
; N/A           ; None        ; -2.178 ns ; Meminst ; RAM:ramA|Q[4]                                       ; clk      ;
; N/A           ; None        ; -2.207 ns ; Meminst ; RAM:ramA|Q[7]                                       ; clk      ;
; N/A           ; None        ; -2.336 ns ; Meminst ; RAM:ramA|Q[2]                                       ; clk      ;
; N/A           ; None        ; -2.341 ns ; Meminst ; RAM:ramA|Q[5]                                       ; clk      ;
; N/A           ; None        ; -2.606 ns ; Meminst ; RAM:ramA|Q[3]                                       ; clk      ;
; N/A           ; None        ; -2.668 ns ; Meminst ; RAM:ramA|Q[0]                                       ; clk      ;
; N/A           ; None        ; -2.862 ns ; Meminst ; RAM:ramA|Q[1]                                       ; clk      ;
; N/A           ; None        ; -3.727 ns ; in[4]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A           ; None        ; -3.822 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A           ; None        ; -3.887 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A           ; None        ; -3.890 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A           ; None        ; -3.890 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A           ; None        ; -3.891 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A           ; None        ; -3.906 ns ; in[5]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A           ; None        ; -3.929 ns ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; clk      ;
; N/A           ; None        ; -3.929 ns ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; clk      ;
; N/A           ; None        ; -3.929 ns ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; clk      ;
; N/A           ; None        ; -3.929 ns ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; clk      ;
; N/A           ; None        ; -3.929 ns ; JMPmux  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.057 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.099 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A           ; None        ; -4.136 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A           ; None        ; -4.142 ns ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.142 ns ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[4] ; clk      ;
; N/A           ; None        ; -4.142 ns ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.142 ns ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[1] ; clk      ;
; N/A           ; None        ; -4.142 ns ; PCload  ; InstructionCycleOperations:ICO|Register:PC|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.156 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[6] ; clk      ;
; N/A           ; None        ; -4.156 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[7] ; clk      ;
; N/A           ; None        ; -4.157 ns ; in[1]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
; N/A           ; None        ; -4.187 ns ; MemWr   ; RAM:ramA|Q[1]                                       ; clk      ;
; N/A           ; None        ; -4.377 ns ; in[3]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.417 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.421 ns ; in[6]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A           ; None        ; -4.421 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.481 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[4] ; clk      ;
; N/A           ; None        ; -4.486 ns ; in[7]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A           ; None        ; -4.560 ns ; in[0]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.587 ns ; MemWr   ; RAM:ramA|Q[7]                                       ; clk      ;
; N/A           ; None        ; -4.605 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.631 ns ; Asel[1] ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.651 ns ; in[2]   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.658 ns ; MemWr   ; RAM:ramA|Q[2]                                       ; clk      ;
; N/A           ; None        ; -4.660 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A           ; None        ; -4.661 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A           ; None        ; -4.661 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A           ; None        ; -4.663 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A           ; None        ; -4.664 ns ; Asel[0] ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.672 ns ; MemWr   ; RAM:ramA|Q[4]                                       ; clk      ;
; N/A           ; None        ; -4.685 ns ; MemWr   ; RAM:ramA|Q[3]                                       ; clk      ;
; N/A           ; None        ; -4.700 ns ; MemWr   ; RAM:ramA|Q[5]                                       ; clk      ;
; N/A           ; None        ; -4.720 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.720 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.790 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.790 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[3] ; clk      ;
; N/A           ; None        ; -4.790 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[1] ; clk      ;
; N/A           ; None        ; -4.790 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[2] ; clk      ;
; N/A           ; None        ; -4.806 ns ; MemWr   ; RAM:ramA|Q[0]                                       ; clk      ;
; N/A           ; None        ; -4.972 ns ; MemWr   ; RAM:ramA|Q[6]                                       ; clk      ;
; N/A           ; None        ; -4.978 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A           ; None        ; -4.978 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A           ; None        ; -4.978 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A           ; None        ; -4.978 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A           ; None        ; -4.978 ns ; Aload   ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A           ; None        ; -5.148 ns ; IRload  ; InstructionCycleOperations:ICO|Register:IR|A_Reg[5] ; clk      ;
; N/A           ; None        ; -6.317 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[0] ; clk      ;
; N/A           ; None        ; -6.785 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[4] ; clk      ;
; N/A           ; None        ; -6.868 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[3] ; clk      ;
; N/A           ; None        ; -6.979 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[6] ; clk      ;
; N/A           ; None        ; -7.029 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[7] ; clk      ;
; N/A           ; None        ; -7.184 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[5] ; clk      ;
; N/A           ; None        ; -7.211 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[2] ; clk      ;
; N/A           ; None        ; -7.869 ns ; Sub     ; InstructionSetOperations:ISO|Register:regA|A_Reg[1] ; clk      ;
+---------------+-------------+-----------+---------+-----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 01 15:16:02 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "RAM:ramA|ram~88" is a latch
    Warning: Node "RAM:ramA|ram~80" is a latch
    Warning: Node "RAM:ramA|ram~120" is a latch
    Warning: Node "RAM:ramA|ram~104" is a latch
    Warning: Node "RAM:ramA|ram~248" is a latch
    Warning: Node "RAM:ramA|ram~216" is a latch
    Warning: Node "RAM:ramA|ram~240" is a latch
    Warning: Node "RAM:ramA|ram~176" is a latch
    Warning: Node "RAM:ramA|ram~64" is a latch
    Warning: Node "RAM:ramA|ram~72" is a latch
    Warning: Node "RAM:ramA|ram~56" is a latch
    Warning: Node "RAM:ramA|ram~40" is a latch
    Warning: Node "RAM:ramA|ram~16" is a latch
    Warning: Node "RAM:ramA|ram~24" is a latch
    Warning: Node "RAM:ramA|ram~96" is a latch
    Warning: Node "RAM:ramA|ram~112" is a latch
    Warning: Node "RAM:ramA|ram~224" is a latch
    Warning: Node "RAM:ramA|ram~160" is a latch
    Warning: Node "RAM:ramA|ram~232" is a latch
    Warning: Node "RAM:ramA|ram~200" is a latch
    Warning: Node "RAM:ramA|ram~184" is a latch
    Warning: Node "RAM:ramA|ram~152" is a latch
    Warning: Node "RAM:ramA|ram~208" is a latch
    Warning: Node "RAM:ramA|ram~144" is a latch
    Warning: Node "RAM:ramA|ram~48" is a latch
    Warning: Node "RAM:ramA|ram~32" is a latch
    Warning: Node "RAM:ramA|ram~8" is a latch
    Warning: Node "RAM:ramA|ram~0" is a latch
    Warning: Node "RAM:ramA|ram~192" is a latch
    Warning: Node "RAM:ramA|ram~128" is a latch
    Warning: Node "RAM:ramA|ram~168" is a latch
    Warning: Node "RAM:ramA|ram~136" is a latch
    Warning: Node "RAM:ramA|ram~124" is a latch
    Warning: Node "RAM:ramA|ram~108" is a latch
    Warning: Node "RAM:ramA|ram~92" is a latch
    Warning: Node "RAM:ramA|ram~84" is a latch
    Warning: Node "RAM:ramA|ram~220" is a latch
    Warning: Node "RAM:ramA|ram~252" is a latch
    Warning: Node "RAM:ramA|ram~244" is a latch
    Warning: Node "RAM:ramA|ram~180" is a latch
    Warning: Node "RAM:ramA|ram~251" is a latch
    Warning: Node "RAM:ramA|ram~187" is a latch
    Warning: Node "RAM:ramA|ram~235" is a latch
    Warning: Node "RAM:ramA|ram~171" is a latch
    Warning: Node "RAM:ramA|ram~59" is a latch
    Warning: Node "RAM:ramA|ram~51" is a latch
    Warning: Node "RAM:ramA|ram~123" is a latch
    Warning: Node "RAM:ramA|ram~115" is a latch
    Warning: Node "RAM:ramA|ram~100" is a latch
    Warning: Node "RAM:ramA|ram~116" is a latch
    Warning: Node "RAM:ramA|ram~68" is a latch
    Warning: Node "RAM:ramA|ram~76" is a latch
    Warning: Node "RAM:ramA|ram~44" is a latch
    Warning: Node "RAM:ramA|ram~60" is a latch
    Warning: Node "RAM:ramA|ram~20" is a latch
    Warning: Node "RAM:ramA|ram~28" is a latch
    Warning: Node "RAM:ramA|ram~156" is a latch
    Warning: Node "RAM:ramA|ram~188" is a latch
    Warning: Node "RAM:ramA|ram~228" is a latch
    Warning: Node "RAM:ramA|ram~164" is a latch
    Warning: Node "RAM:ramA|ram~204" is a latch
    Warning: Node "RAM:ramA|ram~236" is a latch
    Warning: Node "RAM:ramA|ram~212" is a latch
    Warning: Node "RAM:ramA|ram~148" is a latch
    Warning: Node "RAM:ramA|ram~249" is a latch
    Warning: Node "RAM:ramA|ram~185" is a latch
    Warning: Node "RAM:ramA|ram~233" is a latch
    Warning: Node "RAM:ramA|ram~169" is a latch
    Warning: Node "RAM:ramA|ram~121" is a latch
    Warning: Node "RAM:ramA|ram~113" is a latch
    Warning: Node "RAM:ramA|ram~49" is a latch
    Warning: Node "RAM:ramA|ram~57" is a latch
    Warning: Node "RAM:ramA|ram~155" is a latch
    Warning: Node "RAM:ramA|ram~219" is a latch
    Warning: Node "RAM:ramA|ram~139" is a latch
    Warning: Node "RAM:ramA|ram~203" is a latch
    Warning: Node "RAM:ramA|ram~243" is a latch
    Warning: Node "RAM:ramA|ram~211" is a latch
    Warning: Node "RAM:ramA|ram~195" is a latch
    Warning: Node "RAM:ramA|ram~227" is a latch
    Warning: Node "RAM:ramA|ram~35" is a latch
    Warning: Node "RAM:ramA|ram~43" is a latch
    Warning: Node "RAM:ramA|ram~107" is a latch
    Warning: Node "RAM:ramA|ram~99" is a latch
    Warning: Node "RAM:ramA|ram~27" is a latch
    Warning: Node "RAM:ramA|ram~11" is a latch
    Warning: Node "RAM:ramA|ram~91" is a latch
    Warning: Node "RAM:ramA|ram~75" is a latch
    Warning: Node "RAM:ramA|ram~90" is a latch
    Warning: Node "RAM:ramA|ram~82" is a latch
    Warning: Node "RAM:ramA|ram~106" is a latch
    Warning: Node "RAM:ramA|ram~122" is a latch
    Warning: Node "RAM:ramA|ram~218" is a latch
    Warning: Node "RAM:ramA|ram~250" is a latch
    Warning: Node "RAM:ramA|ram~242" is a latch
    Warning: Node "RAM:ramA|ram~178" is a latch
    Warning: Node "RAM:ramA|ram~52" is a latch
    Warning: Node "RAM:ramA|ram~36" is a latch
    Warning: Node "RAM:ramA|ram~12" is a latch
    Warning: Node "RAM:ramA|ram~4" is a latch
    Warning: Node "RAM:ramA|ram~132" is a latch
    Warning: Node "RAM:ramA|ram~196" is a latch
    Warning: Node "RAM:ramA|ram~172" is a latch
    Warning: Node "RAM:ramA|ram~140" is a latch
    Warning: Node "RAM:ramA|ram~153" is a latch
    Warning: Node "RAM:ramA|ram~217" is a latch
    Warning: Node "RAM:ramA|ram~137" is a latch
    Warning: Node "RAM:ramA|ram~201" is a latch
    Warning: Node "RAM:ramA|ram~241" is a latch
    Warning: Node "RAM:ramA|ram~209" is a latch
    Warning: Node "RAM:ramA|ram~225" is a latch
    Warning: Node "RAM:ramA|ram~193" is a latch
    Warning: Node "RAM:ramA|ram~105" is a latch
    Warning: Node "RAM:ramA|ram~97" is a latch
    Warning: Node "RAM:ramA|ram~33" is a latch
    Warning: Node "RAM:ramA|ram~41" is a latch
    Warning: Node "RAM:ramA|ram~25" is a latch
    Warning: Node "RAM:ramA|ram~9" is a latch
    Warning: Node "RAM:ramA|ram~89" is a latch
    Warning: Node "RAM:ramA|ram~73" is a latch
    Warning: Node "RAM:ramA|ram~147" is a latch
    Warning: Node "RAM:ramA|ram~179" is a latch
    Warning: Node "RAM:ramA|ram~131" is a latch
    Warning: Node "RAM:ramA|ram~163" is a latch
    Warning: Node "RAM:ramA|ram~19" is a latch
    Warning: Node "RAM:ramA|ram~3" is a latch
    Warning: Node "RAM:ramA|ram~67" is a latch
    Warning: Node "RAM:ramA|ram~83" is a latch
    Warning: Node "RAM:ramA|ram~74" is a latch
    Warning: Node "RAM:ramA|ram~66" is a latch
    Warning: Node "RAM:ramA|ram~58" is a latch
    Warning: Node "RAM:ramA|ram~42" is a latch
    Warning: Node "RAM:ramA|ram~18" is a latch
    Warning: Node "RAM:ramA|ram~26" is a latch
    Warning: Node "RAM:ramA|ram~114" is a latch
    Warning: Node "RAM:ramA|ram~98" is a latch
    Warning: Node "RAM:ramA|ram~154" is a latch
    Warning: Node "RAM:ramA|ram~186" is a latch
    Warning: Node "RAM:ramA|ram~226" is a latch
    Warning: Node "RAM:ramA|ram~162" is a latch
    Warning: Node "RAM:ramA|ram~234" is a latch
    Warning: Node "RAM:ramA|ram~202" is a latch
    Warning: Node "RAM:ramA|ram~210" is a latch
    Warning: Node "RAM:ramA|ram~146" is a latch
    Warning: Node "RAM:ramA|ram~145" is a latch
    Warning: Node "RAM:ramA|ram~177" is a latch
    Warning: Node "RAM:ramA|ram~129" is a latch
    Warning: Node "RAM:ramA|ram~161" is a latch
    Warning: Node "RAM:ramA|ram~17" is a latch
    Warning: Node "RAM:ramA|ram~1" is a latch
    Warning: Node "RAM:ramA|ram~65" is a latch
    Warning: Node "RAM:ramA|ram~81" is a latch
    Warning: Node "RAM:ramA|ram~34" is a latch
    Warning: Node "RAM:ramA|ram~50" is a latch
    Warning: Node "RAM:ramA|ram~10" is a latch
    Warning: Node "RAM:ramA|ram~2" is a latch
    Warning: Node "RAM:ramA|ram~130" is a latch
    Warning: Node "RAM:ramA|ram~194" is a latch
    Warning: Node "RAM:ramA|ram~170" is a latch
    Warning: Node "RAM:ramA|ram~138" is a latch
    Warning: Node "RAM:ramA|ram~61" is a latch
    Warning: Node "RAM:ramA|ram~53" is a latch
    Warning: Node "RAM:ramA|ram~117" is a latch
    Warning: Node "RAM:ramA|ram~125" is a latch
    Warning: Node "RAM:ramA|ram~189" is a latch
    Warning: Node "RAM:ramA|ram~253" is a latch
    Warning: Node "RAM:ramA|ram~237" is a latch
    Warning: Node "RAM:ramA|ram~173" is a latch
    Warning: Node "RAM:ramA|ram~37" is a latch
    Warning: Node "RAM:ramA|ram~45" is a latch
    Warning: Node "RAM:ramA|ram~109" is a latch
    Warning: Node "RAM:ramA|ram~101" is a latch
    Warning: Node "RAM:ramA|ram~29" is a latch
    Warning: Node "RAM:ramA|ram~13" is a latch
    Warning: Node "RAM:ramA|ram~93" is a latch
    Warning: Node "RAM:ramA|ram~77" is a latch
    Warning: Node "RAM:ramA|ram~221" is a latch
    Warning: Node "RAM:ramA|ram~157" is a latch
    Warning: Node "RAM:ramA|ram~141" is a latch
    Warning: Node "RAM:ramA|ram~205" is a latch
    Warning: Node "RAM:ramA|ram~213" is a latch
    Warning: Node "RAM:ramA|ram~245" is a latch
    Warning: Node "RAM:ramA|ram~229" is a latch
    Warning: Node "RAM:ramA|ram~197" is a latch
    Warning: Node "RAM:ramA|ram~21" is a latch
    Warning: Node "RAM:ramA|ram~5" is a latch
    Warning: Node "RAM:ramA|ram~69" is a latch
    Warning: Node "RAM:ramA|ram~85" is a latch
    Warning: Node "RAM:ramA|ram~149" is a latch
    Warning: Node "RAM:ramA|ram~181" is a latch
    Warning: Node "RAM:ramA|ram~133" is a latch
    Warning: Node "RAM:ramA|ram~165" is a latch
    Warning: Node "RAM:ramA|ram~254" is a latch
    Warning: Node "RAM:ramA|ram~222" is a latch
    Warning: Node "RAM:ramA|ram~246" is a latch
    Warning: Node "RAM:ramA|ram~182" is a latch
    Warning: Node "RAM:ramA|ram~126" is a latch
    Warning: Node "RAM:ramA|ram~110" is a latch
    Warning: Node "RAM:ramA|ram~94" is a latch
    Warning: Node "RAM:ramA|ram~86" is a latch
    Warning: Node "RAM:ramA|ram~230" is a latch
    Warning: Node "RAM:ramA|ram~166" is a latch
    Warning: Node "RAM:ramA|ram~238" is a latch
    Warning: Node "RAM:ramA|ram~206" is a latch
    Warning: Node "RAM:ramA|ram~158" is a latch
    Warning: Node "RAM:ramA|ram~190" is a latch
    Warning: Node "RAM:ramA|ram~214" is a latch
    Warning: Node "RAM:ramA|ram~150" is a latch
    Warning: Node "RAM:ramA|ram~102" is a latch
    Warning: Node "RAM:ramA|ram~118" is a latch
    Warning: Node "RAM:ramA|ram~78" is a latch
    Warning: Node "RAM:ramA|ram~70" is a latch
    Warning: Node "RAM:ramA|ram~46" is a latch
    Warning: Node "RAM:ramA|ram~62" is a latch
    Warning: Node "RAM:ramA|ram~22" is a latch
    Warning: Node "RAM:ramA|ram~30" is a latch
    Warning: Node "RAM:ramA|ram~198" is a latch
    Warning: Node "RAM:ramA|ram~134" is a latch
    Warning: Node "RAM:ramA|ram~174" is a latch
    Warning: Node "RAM:ramA|ram~142" is a latch
    Warning: Node "RAM:ramA|ram~54" is a latch
    Warning: Node "RAM:ramA|ram~38" is a latch
    Warning: Node "RAM:ramA|ram~14" is a latch
    Warning: Node "RAM:ramA|ram~6" is a latch
    Warning: Node "RAM:ramA|ram~191" is a latch
    Warning: Node "RAM:ramA|ram~255" is a latch
    Warning: Node "RAM:ramA|ram~239" is a latch
    Warning: Node "RAM:ramA|ram~175" is a latch
    Warning: Node "RAM:ramA|ram~127" is a latch
    Warning: Node "RAM:ramA|ram~119" is a latch
    Warning: Node "RAM:ramA|ram~55" is a latch
    Warning: Node "RAM:ramA|ram~63" is a latch
    Warning: Node "RAM:ramA|ram~223" is a latch
    Warning: Node "RAM:ramA|ram~159" is a latch
    Warning: Node "RAM:ramA|ram~143" is a latch
    Warning: Node "RAM:ramA|ram~207" is a latch
    Warning: Node "RAM:ramA|ram~215" is a latch
    Warning: Node "RAM:ramA|ram~247" is a latch
    Warning: Node "RAM:ramA|ram~231" is a latch
    Warning: Node "RAM:ramA|ram~199" is a latch
    Warning: Node "RAM:ramA|ram~111" is a latch
    Warning: Node "RAM:ramA|ram~103" is a latch
    Warning: Node "RAM:ramA|ram~39" is a latch
    Warning: Node "RAM:ramA|ram~47" is a latch
    Warning: Node "RAM:ramA|ram~15" is a latch
    Warning: Node "RAM:ramA|ram~31" is a latch
    Warning: Node "RAM:ramA|ram~79" is a latch
    Warning: Node "RAM:ramA|ram~95" is a latch
    Warning: Node "RAM:ramA|ram~151" is a latch
    Warning: Node "RAM:ramA|ram~183" is a latch
    Warning: Node "RAM:ramA|ram~135" is a latch
    Warning: Node "RAM:ramA|ram~167" is a latch
    Warning: Node "RAM:ramA|ram~23" is a latch
    Warning: Node "RAM:ramA|ram~7" is a latch
    Warning: Node "RAM:ramA|ram~71" is a latch
    Warning: Node "RAM:ramA|ram~87" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "MemWr" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Meminst" is a latch enable. Will not compute fmax for this pin.
Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "rtl~21" as buffer
    Info: Detected gated clock "RAM:ramA|ram~434" as buffer
    Info: Detected gated clock "rtl~10" as buffer
    Info: Detected gated clock "RAM:ramA|ram~430" as buffer
    Info: Detected gated clock "RAM:ramA|ram~428" as buffer
    Info: Detected gated clock "RAM:ramA|ram~433" as buffer
    Info: Detected gated clock "rtl~18" as buffer
    Info: Detected gated clock "rtl~17" as buffer
    Info: Detected gated clock "RAM:ramA|ram~424" as buffer
    Info: Detected gated clock "RAM:ramA|ram~427" as buffer
    Info: Detected gated clock "RAM:ramA|ram~438" as buffer
    Info: Detected gated clock "rtl~20" as buffer
    Info: Detected gated clock "rtl~22" as buffer
    Info: Detected gated clock "RAM:ramA|ram~432" as buffer
    Info: Detected gated clock "rtl~26" as buffer
    Info: Detected gated clock "rtl~25" as buffer
    Info: Detected gated clock "RAM:ramA|ram~435" as buffer
    Info: Detected gated clock "rtl~13" as buffer
    Info: Detected gated clock "rtl~14" as buffer
    Info: Detected gated clock "RAM:ramA|ram~431" as buffer
    Info: Detected gated clock "rtl~11" as buffer
    Info: Detected gated clock "rtl~9" as buffer
    Info: Detected gated clock "RAM:ramA|ram~426" as buffer
    Info: Detected gated clock "RAM:ramA|ram~429" as buffer
    Info: Detected gated clock "rtl~6" as buffer
    Info: Detected gated clock "rtl~5" as buffer
    Info: Detected gated clock "RAM:ramA|ram~437" as buffer
    Info: Detected gated clock "rtl~1" as buffer
    Info: Detected gated clock "rtl~2" as buffer
    Info: Detected gated clock "RAM:ramA|ram~425" as buffer
    Info: Detected gated clock "rtl~16" as buffer
    Info: Detected gated clock "rtl~19" as buffer
    Info: Detected gated clock "rtl~30" as buffer
    Info: Detected gated clock "rtl~29" as buffer
    Info: Detected gated clock "RAM:ramA|ram~439" as buffer
    Info: Detected gated clock "rtl~23" as buffer
    Info: Detected gated clock "rtl~24" as buffer
    Info: Detected gated clock "rtl~27" as buffer
    Info: Detected gated clock "rtl~12" as buffer
    Info: Detected gated clock "rtl~15" as buffer
    Info: Detected gated clock "rtl~8" as buffer
    Info: Detected gated clock "rtl~4" as buffer
    Info: Detected gated clock "rtl~7" as buffer
    Info: Detected gated clock "rtl~0" as buffer
    Info: Detected gated clock "rtl~28" as buffer
    Info: Detected gated clock "rtl~31" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:PC|A_Reg[2]" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:IR|A_Reg[2]" as buffer
    Info: Detected gated clock "rtl~3" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:PC|A_Reg[1]" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:IR|A_Reg[1]" as buffer
    Info: Detected gated clock "InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0" as buffer
    Info: Detected gated clock "InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[2]~2" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:PC|A_Reg[3]" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:IR|A_Reg[3]" as buffer
    Info: Detected gated clock "InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:PC|A_Reg[4]" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:IR|A_Reg[4]" as buffer
    Info: Detected gated clock "InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3" as buffer
    Info: Detected gated clock "InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:IR|A_Reg[0]" as buffer
    Info: Detected ripple clock "InstructionCycleOperations:ICO|Register:PC|A_Reg[0]" as buffer
Info: Clock "clk" has Internal fmax of 44.32 MHz between source register "RAM:ramA|ram~206" and destination register "RAM:ramA|Q[6]" (period= 22.562 ns)
    Info: + Longest register to register delay is 3.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; REG Node = 'RAM:ramA|ram~206'
        Info: 2: + IC(1.450 ns) + CELL(0.322 ns) = 1.772 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 1; COMB Node = 'RAM:ramA|ram~385'
        Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 2.237 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'RAM:ramA|ram~388'
        Info: 4: + IC(0.302 ns) + CELL(0.521 ns) = 3.060 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 1; COMB Node = 'RAM:ramA|ram~391'
        Info: 5: + IC(0.297 ns) + CELL(0.319 ns) = 3.676 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'RAM:ramA|ram~402'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.772 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA|Q[6]'
        Info: Total cell delay = 1.436 ns ( 38.07 % )
        Info: Total interconnect delay = 2.336 ns ( 61.93 % )
    Info: - Smallest clock skew is -7.547 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA|Q[6]'
            Info: Total cell delay = 1.628 ns ( 56.98 % )
            Info: Total interconnect delay = 1.229 ns ( 43.02 % )
        Info: - Longest clock path from clock "clk" to source register is 10.404 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.537 ns) + CELL(0.879 ns) = 3.442 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 3; REG Node = 'InstructionCycleOperations:ICO|Register:PC|A_Reg[1]'
            Info: 3: + IC(0.899 ns) + CELL(0.178 ns) = 4.519 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[1]~1'
            Info: 4: + IC(0.367 ns) + CELL(0.449 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'RAM:ramA|ram~428'
            Info: 5: + IC(0.544 ns) + CELL(0.491 ns) = 6.370 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'rtl~20'
            Info: 6: + IC(2.312 ns) + CELL(0.000 ns) = 8.682 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'rtl~20clkctrl'
            Info: 7: + IC(1.400 ns) + CELL(0.322 ns) = 10.404 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; REG Node = 'RAM:ramA|ram~206'
            Info: Total cell delay = 3.345 ns ( 32.15 % )
            Info: Total interconnect delay = 7.059 ns ( 67.85 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "InstructionSetOperations:ISO|Register:regA|A_Reg[1]" and destination pin or register "RAM:ramA|ram~209" for clock "clk" (Hold time is 6.205 ns)
    Info: + Largest clock skew is 7.386 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.244 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(1.537 ns) + CELL(0.879 ns) = 3.442 ns; Loc. = LCFF_X25_Y14_N21; Fanout = 3; REG Node = 'InstructionCycleOperations:ICO|Register:PC|A_Reg[0]'
            Info: 3: + IC(0.893 ns) + CELL(0.178 ns) = 4.513 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[0]~0'
            Info: 4: + IC(0.930 ns) + CELL(0.457 ns) = 5.900 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 2; COMB Node = 'RAM:ramA|ram~425'
            Info: 5: + IC(0.309 ns) + CELL(0.491 ns) = 6.700 ns; Loc. = LCCOMB_X24_Y14_N2; Fanout = 1; COMB Node = 'rtl~17'
            Info: 6: + IC(1.842 ns) + CELL(0.000 ns) = 8.542 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'rtl~17clkctrl'
            Info: 7: + IC(1.380 ns) + CELL(0.322 ns) = 10.244 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; REG Node = 'RAM:ramA|ram~209'
            Info: Total cell delay = 3.353 ns ( 32.73 % )
            Info: Total interconnect delay = 6.891 ns ( 67.27 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.858 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X14_Y16_N1; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[1]'
            Info: Total cell delay = 1.628 ns ( 56.96 % )
            Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 0.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y16_N1; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[1]'
        Info: 2: + IC(0.383 ns) + CELL(0.521 ns) = 0.904 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 1; REG Node = 'RAM:ramA|ram~209'
        Info: Total cell delay = 0.521 ns ( 57.63 % )
        Info: Total interconnect delay = 0.383 ns ( 42.37 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "InstructionSetOperations:ISO|Register:regA|A_Reg[5]" (data pin = "Sub", clock pin = "clk") is 9.109 ns
    Info: + Longest pin to register delay is 11.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = PIN_B10; Fanout = 9; PIN Node = 'Sub'
        Info: 2: + IC(6.690 ns) + CELL(0.545 ns) = 8.058 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~12'
        Info: 3: + IC(0.880 ns) + CELL(0.517 ns) = 9.455 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~20'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.535 ns; Loc. = LCCOMB_X23_Y18_N24; Fanout = 2; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~22'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.993 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~23'
        Info: 6: + IC(0.549 ns) + CELL(0.545 ns) = 11.087 ns; Loc. = LCCOMB_X22_Y18_N8; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~33'
        Info: 7: + IC(0.293 ns) + CELL(0.521 ns) = 11.901 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO|AddSubtract:AddSub|Add0~34'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 11.997 ns; Loc. = LCFF_X22_Y18_N11; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[5]'
        Info: Total cell delay = 3.585 ns ( 29.88 % )
        Info: Total interconnect delay = 8.412 ns ( 70.12 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N11; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[5]'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
Info: tco from clock "clk" to destination pin "Aeq0" through register "InstructionSetOperations:ISO|Register:regA|A_Reg[7]" is 11.061 ns
    Info: + Longest clock path from clock "clk" to source register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X22_Y18_N15; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[7]'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N15; Fanout = 36; REG Node = 'InstructionSetOperations:ISO|Register:regA|A_Reg[7]'
        Info: 2: + IC(2.184 ns) + CELL(0.455 ns) = 2.639 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO|Equal0~0'
        Info: 3: + IC(0.309 ns) + CELL(0.491 ns) = 3.439 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 1; COMB Node = 'InstructionSetOperations:ISO|Equal0~2'
        Info: 4: + IC(1.685 ns) + CELL(2.810 ns) = 7.934 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'Aeq0'
        Info: Total cell delay = 3.756 ns ( 47.34 % )
        Info: Total interconnect delay = 4.178 ns ( 52.66 % )
Info: Longest tpd from source pin "Meminst" to destination pin "MeminstOut[4]" is 9.703 ns
    Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA11; Fanout = 5; CLK Node = 'Meminst'
    Info: 2: + IC(2.008 ns) + CELL(0.545 ns) = 3.416 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 41; COMB Node = 'InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[4]~4'
    Info: 3: + IC(3.447 ns) + CELL(2.840 ns) = 9.703 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'MeminstOut[4]'
    Info: Total cell delay = 4.248 ns ( 43.78 % )
    Info: Total interconnect delay = 5.455 ns ( 56.22 % )
Info: th for register "RAM:ramA|Q[6]" (data pin = "Meminst", clock pin = "clk") is -2.101 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.857 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 11; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA|Q[6]'
        Info: Total cell delay = 1.628 ns ( 56.98 % )
        Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA11; Fanout = 5; CLK Node = 'Meminst'
        Info: 2: + IC(1.743 ns) + CELL(0.521 ns) = 3.127 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 77; COMB Node = 'InstructionCycleOperations:ICO|MUX_2_To_1:Memi|out[3]~3'
        Info: 3: + IC(0.998 ns) + CELL(0.545 ns) = 4.670 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 1; COMB Node = 'RAM:ramA|ram~401'
        Info: 4: + IC(0.300 ns) + CELL(0.178 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'RAM:ramA|ram~402'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.244 ns; Loc. = LCFF_X22_Y16_N25; Fanout = 4; REG Node = 'RAM:ramA|Q[6]'
        Info: Total cell delay = 2.203 ns ( 42.01 % )
        Info: Total interconnect delay = 3.041 ns ( 57.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 261 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Dec 01 15:16:02 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


