==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.3
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 2.71ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'duc.c' ... 
@I [HLS-10] Analyzing design file 'srrc.c' ... 
@I [HLS-10] Analyzing design file 'imf1.c' ... 
@I [HLS-10] Analyzing design file 'imf2.c' ... 
@I [HLS-10] Analyzing design file 'imf3.c' ... 
@I [HLS-10] Analyzing design file 'mixer.c' ... 
@I [HLS-10] Analyzing design file 'dds.c' ... 
@I [HLS-10] Analyzing design file 'mac.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:23) automatically.
@I [XFORM-602] Inlining function 'mac1' into 'imf1' (imf1.c:30) automatically.
@I [XFORM-602] Inlining function 'mac2' into 'imf2' (imf2.c:29) automatically.
@I [XFORM-602] Inlining function 'mac' into 'imf3' (imf3.c:32) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
@I [XFORM-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
@I [XFORM-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
@I [XFORM-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
@I [XFORM-102] Partitioning array 'c.3' in dimension 2 automatically.
@I [XFORM-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:23) automatically.
@I [XFORM-602] Inlining function 'mac1' into 'imf1' (imf1.c:30) automatically.
@I [XFORM-602] Inlining function 'mac2' into 'imf2' (imf2.c:29) automatically.
@I [XFORM-602] Inlining function 'mac' into 'imf3' (imf3.c:32) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
@I [XFORM-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
@I [XFORM-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
@I [XFORM-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
@I [XFORM-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (srrc.c:21:18) to (srrc.c:26:3) in function 'srrc'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (srrc.c:32:3) to (srrc.c:36:1) in function 'srrc'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf3.c:28:18) to (imf3.c:39:5) in function 'imf3'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf2.c:27:18) to (imf2.c:32:3) in function 'imf2'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf2.c:40:3) to (imf2.c:46:1) in function 'imf2'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf1.c:27:18) to (imf1.c:33:3) in function 'imf1'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (imf1.c:39:3) to (imf1.c:45:1) in function 'imf1'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'srrc' into 'duc' (duc.c:29) automatically.
@I [XFORM-602] Inlining function 'imf1' into 'duc' (duc.c:31) automatically.
@I [HLS-111] Elapsed time: 5.7 seconds; current memory usage: 0.179 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'duc' ...
@W [SYN-107] Renaming port name 'duc/in' to 'duc/in_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_imf2' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'i_2' is power-on initialization.
@W [RTGEN-101] Register 'in_2' is power-on initialization.
@W [RTGEN-101] Register 'init_2' is power-on initialization.
@W [RTGEN-101] Register 'ch_2' is power-on initialization.
@W [RTGEN-101] Register 'cnt_1' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_imf2'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_imf3' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'i_3' is power-on initialization.
@W [RTGEN-101] Register 'in_3' is power-on initialization.
@W [RTGEN-101] Register 'j' is power-on initialization.
@W [RTGEN-101] Register 'init_3' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_imf3'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc_mixer' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'i_4' is power-on initialization.
@W [RTGEN-101] Register 'init_4' is power-on initialization.
@W [RTGEN-101] Register 'ch_3' is power-on initialization.
@W [RTGEN-101] Register 'index' is power-on initialization.
@W [RTGEN-101] Register 'acc' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_am_submul_16s_16s_18s_32_4': 1 instance(s).
@I [RTGEN-100] Generating core module 'duc_ama_addmuladd_18s_18s_16s_32s_32_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'duc_ama_submuladd_18s_18s_16s_32s_32_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc_mixer'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 0.179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'duc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'duc/din_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'duc/freq' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'duc/dout_i' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'duc/dout_q' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'duc' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'i' is power-on initialization.
@W [RTGEN-101] Register 'in_r' is power-on initialization.
@W [RTGEN-101] Register 'init' is power-on initialization.
@W [RTGEN-101] Register 'ch' is power-on initialization.
@W [RTGEN-101] Register 'i_1' is power-on initialization.
@W [RTGEN-101] Register 'in_1' is power-on initialization.
@W [RTGEN-101] Register 'init_1' is power-on initialization.
@W [RTGEN-101] Register 'ch_1' is power-on initialization.
@W [RTGEN-101] Register 'cnt' is power-on initialization.
@I [RTGEN-100] Generating core module 'duc_mac_muladd_18s_18s_38ns_38_4': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'duc'.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 0.179 MB.
@I [RTMG-279] Implementing memory 'duc_imf2_c_2_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_imf2_shift_reg_p_2_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_imf3_c_3_0_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_imf3_shift_reg_p0_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_imf3_c_3_1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_mixer_DI_cache_ram' using distributed RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_mixer_dds_table_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'duc_c_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_shift_reg_p_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'duc_c_1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'duc_shift_reg_p_1_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'duc'.
@I [WVHDL-304] Generating RTL VHDL for 'duc'.
@I [WVLOG-307] Generating RTL Verilog for 'duc'.
@I [HLS-112] Total elapsed time: 27.892 seconds; peak memory usage: 0.179 MB.
@I [LIC-101] Checked in feature [HLS]
