{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1451843058344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451843058344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 02:44:18 2016 " "Processing started: Mon Jan 04 02:44:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451843058344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843058344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_test -c niosii_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj_niosii_test -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843058344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1451843059124 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosii.qsys " "Elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843068843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:32 Progress: Loading prj_niosii_test/niosii.qsys " "2016.01.04.02:44:32 Progress: Loading prj_niosii_test/niosii.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843072934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:33 Progress: Reading input file " "2016.01.04.02:44:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843073339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:33 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.01.04.02:44:33 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843073417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module clk_0 " "2016.01.04.02:44:34 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\] " "2016.01.04.02:44:34 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module jtag_uart_0 " "2016.01.04.02:44:34 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\] " "2016.01.04.02:44:34 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module nios2_gen2_0 " "2016.01.04.02:44:34 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\] " "2016.01.04.02:44:34 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module onchip_memory2_0 " "2016.01.04.02:44:34 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding pio_0 \[altera_avalon_pio 15.1\] " "2016.01.04.02:44:34 Progress: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module pio_0 " "2016.01.04.02:44:34 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 15.1\] " "2016.01.04.02:44:34 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module sdram_controller_0 " "2016.01.04.02:44:34 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 15.1\] " "2016.01.04.02:44:34 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing module sys_sdram_pll_0 " "2016.01.04.02:44:34 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Building connections " "2016.01.04.02:44:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Parameterizing connections " "2016.01.04.02:44:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:34 Progress: Validating " "2016.01.04.02:44:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843074775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.01.04.02:44:35 Progress: Done reading input file " "2016.01.04.02:44:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843075991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH " "Niosii: Generating niosii \"niosii\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843080157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843082575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843082576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843082592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0 " "Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843082592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0001_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosii\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosii\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0002_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843085763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosii\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'niosii_pio_0' " "Pio_0: Starting RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0003_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'niosii_pio_0' " "Pio_0: Done RTL generation for module 'niosii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"niosii\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'niosii_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'niosii_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosii_sdram_controller_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen//niosii_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosii_sdram_controller_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0004_sdram_controller_0_gen//niosii_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'niosii_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'niosii_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"niosii\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"niosii\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843086948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"niosii\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"niosii\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843087143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843088692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843088864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843089020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843089191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843089363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosii\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosii\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosii\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosii\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_7998254148481460836.dir/0008_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843090425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:51 (*) Starting Nios II generation " "Cpu: # 2016.01.04 02:44:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:51 (*)   Checking for plaintext license. " "Cpu: # 2016.01.04 02:44:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/ " "Cpu: # 2016.01.04 02:44:54 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.01.04 02:44:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.01.04 02:44:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   Plaintext license not found. " "Cpu: # 2016.01.04 02:44:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.01.04 02:44:54 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.01.04 02:44:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:54 (*)   Creating all objects for CPU " "Cpu: # 2016.01.04 02:44:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:55 (*)   Generating RTL from CPU objects " "Cpu: # 2016.01.04 02:44:55 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:55 (*)   Creating plain-text RTL " "Cpu: # 2016.01.04 02:44:55 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.01.04 02:44:56 (*) Done Nios II generation " "Cpu: # 2016.01.04 02:44:56 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\" " "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_0_s1_rsp_width_adapter\" " "Sdram_controller_0_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_0_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843096821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843097031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843097256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843097272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843097272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii: Done \"niosii\" with 33 modules, 58 files " "Niosii: Done \"niosii\" with 33 modules, 58 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843097272 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosii.qsys " "Finished elaborating Qsys system entity \"niosii.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843098223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosii_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosii_top-Behavioral " "Found design unit 1: niosii_top-Behavioral" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098738 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosii_top " "Found entity 1: niosii_top" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii " "Found entity 1: niosii" {  } { { "db/ip/niosii/niosii.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niosii/submodules/altera_default_burst_converter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niosii/submodules/altera_incr_burst_converter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niosii/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098785 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/niosii/submodules/altera_up_altpll.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_irq_mapper " "Found entity 1: niosii_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosii_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_jtag_uart_0_scfifo_w " "Found entity 2: niosii_jtag_uart_0_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosii_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_jtag_uart_0_scfifo_r " "Found entity 4: niosii_jtag_uart_0_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_jtag_uart_0 " "Found entity 5: niosii_jtag_uart_0" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0 " "Found entity 1: niosii_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router " "Found entity 2: niosii_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router_002 " "Found entity 2: niosii_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_router_006_default_decode " "Found entity 1: niosii_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098925 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_mm_interconnect_0_router_006 " "Found entity 2: niosii_mm_interconnect_0_router_006" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0 " "Found entity 1: niosii_nios2_gen2_0" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosii_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosii_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosii_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosii_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosii_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosii_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosii_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosii_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosii_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosii_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosii_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosii_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosii_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosii_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_nios2_gen2_0_cpu " "Found entity 21: niosii_nios2_gen2_0_cpu" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosii_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosii_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_onchip_memory2_0 " "Found entity 1: niosii_onchip_memory2_0" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_pio_0 " "Found entity 1: niosii_pio_0" {  } { { "db/ip/niosii/submodules/niosii_pio_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_sdram_controller_0_input_efifo_module " "Found entity 1: niosii_sdram_controller_0_input_efifo_module" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098988 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_sdram_controller_0 " "Found entity 2: niosii_sdram_controller_0" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_sys_sdram_pll_0 " "Found entity 1: niosii_sys_sdram_pll_0" {  } { { "db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843098988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843098988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1451843099003 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1451843099003 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1451843099003 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at niosii_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1451843099003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosii_top " "Elaborating entity \"niosii_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1451843099159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii niosii:u0 " "Elaborating entity \"niosii\" for hierarchy \"niosii:u0\"" {  } { { "niosii_top.vhd" "u0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosii_jtag_uart_0\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/niosii/niosii.v" "jtag_uart_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_w niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w " "Elaborating entity \"niosii_jtag_uart_0_scfifo_w\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_w" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "wfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843099424 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843099424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843099736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843099736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_w:the_niosii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_jtag_uart_0_scfifo_r niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r " "Elaborating entity \"niosii_jtag_uart_0_scfifo_r\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|niosii_jtag_uart_0_scfifo_r:the_niosii_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "the_niosii_jtag_uart_0_scfifo_r" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "niosii_jtag_uart_0_alt_jtag_atlantic" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843099986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100002 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843100002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosii:u0\|niosii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosii_nios2_gen2_0\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/niosii/niosii.v" "nios2_gen2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosii_nios2_gen2_0_cpu\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0.v" "cpu" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_test_bench niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosii_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_test_bench:the_niosii_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_test_bench" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_a_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_a" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100329 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843100329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843100392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843100392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_a_module:niosii_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_register_bank_b_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosii_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_register_bank_b_module:niosii_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_register_bank_b" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_debug niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100501 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843100501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_break niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_xbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dbrk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_itrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_dtrace niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_td_mode niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_pib niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_oci_im niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_avalon_reg niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_nios2_ocimem niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosii_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_ociram_sp_ram_module niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosii_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "niosii_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100735 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843100735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843100797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843100797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_nios2_gen2_0_cpu_nios2_ocimem\|niosii_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_wrapper niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_tck niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_nios2_gen2_0_cpu_debug_slave_sysclk niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosii_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843100922 ""}  } { { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843100922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843100953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii:u0\|niosii_nios2_gen2_0:nios2_gen2_0\|niosii_nios2_gen2_0_cpu:cpu\|niosii_nios2_gen2_0_cpu_nios2_oci:the_niosii_nios2_gen2_0_cpu_nios2_oci\|niosii_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_onchip_memory2_0 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosii_onchip_memory2_0\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/niosii/niosii.v" "onchip_memory2_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "the_altsyncram" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosii_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12000 " "Parameter \"maximum_depth\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12000 " "Parameter \"numwords_a\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843101140 ""}  } { { "db/ip/niosii/submodules/niosii_onchip_memory2_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843101140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72d1 " "Found entity 1: altsyncram_72d1" {  } { { "db/altsyncram_72d1.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843101203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843101203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72d1 niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated " "Elaborating entity \"altsyncram_72d1\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843101733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843101733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_72d1.tdf" "decode3" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843101780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843101780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"niosii:u0\|niosii_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_72d1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_72d1.tdf" "mux2" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altsyncram_72d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_pio_0 niosii:u0\|niosii_pio_0:pio_0 " "Elaborating entity \"niosii_pio_0\" for hierarchy \"niosii:u0\|niosii_pio_0:pio_0\"" {  } { { "db/ip/niosii/niosii.v" "pio_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_sdram_controller_0 niosii:u0\|niosii_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"niosii_sdram_controller_0\" for hierarchy \"niosii:u0\|niosii_sdram_controller_0:sdram_controller_0\"" {  } { { "db/ip/niosii/niosii.v" "sdram_controller_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843101967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_sdram_controller_0_input_efifo_module niosii:u0\|niosii_sdram_controller_0:sdram_controller_0\|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module " "Elaborating entity \"niosii_sdram_controller_0_input_efifo_module\" for hierarchy \"niosii:u0\|niosii_sdram_controller_0:sdram_controller_0\|niosii_sdram_controller_0_input_efifo_module:the_niosii_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "the_niosii_sdram_controller_0_input_efifo_module" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_sys_sdram_pll_0 niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"niosii_sys_sdram_pll_0\" for hierarchy \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/niosii/niosii.v" "sys_sdram_pll_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" "sys_pll" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/niosii/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/niosii/submodules/altera_up_altpll.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843102123 ""}  } { { "db/ip/niosii/submodules/altera_up_altpll.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843102123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843102186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843102186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_mm_interconnect_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router " "Elaborating entity \"niosii_mm_interconnect_0_router\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router:router\|niosii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_mm_interconnect_0_router_002\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_002_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_002:router_002\|niosii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_006 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"niosii_mm_interconnect_0_router_006\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_006" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_router_006_default_decode niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_006:router_006\|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"niosii_mm_interconnect_0_router_006_default_decode\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_router_006:router_006\|niosii_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_cmd_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_demux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_rsp_mux niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843102966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451843102981 "|niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451843102981 "|niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451843102981 "|niosii_top|niosii:u0|niosii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "crosser" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter_004 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|niosii_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|niosii_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_irq_mapper niosii:u0\|niosii_irq_mapper:irq_mapper " "Elaborating entity \"niosii_irq_mapper\" for hierarchy \"niosii:u0\|niosii_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser niosii:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/niosii/niosii.v" "irq_synchronizer" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843103246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451843103246 ""}  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451843103246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"niosii:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller_001" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843103293 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/niosii/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1451843104136 "|niosii_top|niosii:u0|niosii_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451843104385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.01.04.02:45:08 Progress: Loading sldf3ce7f25/alt_sld_fab_wrapper_hw.tcl " "2016.01.04.02:45:08 Progress: Loading sldf3ce7f25/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843108723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843110720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843110860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843112278 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451843112980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf3ce7f25/alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113245 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/sldf3ce7f25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451843113277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843113277 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"niosii:u0\|niosii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1451843115507 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1451843115507 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1451843117223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 440 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 354 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niosii/submodules/niosii_sdram_controller_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sdram_controller_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 393 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_nios2_gen2_0_cpu.v" 2252 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1451843117364 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1451843117379 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451843118721 "|niosii_top|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1451843118721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843118986 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "285 " "285 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451843121077 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/output_files/niosii_top.map.smsg " "Generated suppressed messages file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/output_files/niosii_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843121420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1451843122184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451843122184 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"niosii:u0\|niosii_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/niosii/submodules/altera_up_altpll.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/submodules/niosii_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/niosii/niosii.v" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/db/ip/niosii/niosii.v" 173 0 0 } } { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 99 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1451843122340 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_button\[1\] " "No output dependent on input pin \"p_button\[1\]\"" {  } { { "niosii_top.vhd" "" { Text "C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii_top.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451843122543 "|niosii_top|p_button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1451843122543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3357 " "Implemented 3357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1451843122543 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1451843122543 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1451843122543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3125 " "Implemented 3125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1451843122543 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1451843122543 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1451843122543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1451843122543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451843122652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 02:45:22 2016 " "Processing ended: Mon Jan 04 02:45:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451843122652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451843122652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451843122652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1451843122652 ""}
