Fitter report for MotorsMatrixAvalonIP
Fri Oct 21 18:20:53 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Other Routing Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 21 18:20:53 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MotorsMatrixAvalonIP                            ;
; Top-level Entity Name              ; MotorMatrixControl                              ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 10,499 / 33,216 ( 32 % )                        ;
;     Total combinational functions  ; 10,283 / 33,216 ( 31 % )                        ;
;     Dedicated logic registers      ; 2,771 / 33,216 ( 8 % )                          ;
; Total registers                    ; 2771                                            ;
; Total pins                         ; 138 / 475 ( 29 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Fitter Settings                                                                ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP2C35F672C6
Default Value : 

Option        : Minimum Core Junction Temperature
Setting       : 0
Default Value : 

Option        : Maximum Core Junction Temperature
Setting       : 85
Default Value : 

Option        : Fit Attempts to Skip
Setting       : 0
Default Value : 0.0

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Auto Merge PLLs
Setting       : On
Default Value : On

Option        : Ignore PLL Mode When Merging PLLs
Setting       : Off
Default Value : Off

Option        : Router Timing Optimization Level
Setting       : Normal
Default Value : Normal

Option        : Placement Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Router Effort Multiplier
Setting       : 1.0
Default Value : 1.0

Option        : Always Enable Input Buffers
Setting       : Off
Default Value : Off

Option        : Optimize Hold Timing
Setting       : IO Paths and Minimum TPD Paths
Default Value : IO Paths and Minimum TPD Paths

Option        : Optimize Multi-Corner Timing
Setting       : On
Default Value : On

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing
Setting       : Normal compilation
Default Value : Normal compilation

Option        : Optimize Timing for ECOs
Setting       : Off
Default Value : Off

Option        : Regenerate full fit report during ECO compiles
Setting       : Off
Default Value : Off

Option        : Optimize IOC Register Placement for Timing
Setting       : Normal
Default Value : Normal

Option        : Limit to One Fitting Attempt
Setting       : Off
Default Value : Off

Option        : Final Placement Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Aggressive Routability Optimizations
Setting       : Automatically
Default Value : Automatically

Option        : Fitter Initial Placement Seed
Setting       : 1
Default Value : 1

Option        : PCI I/O
Setting       : Off
Default Value : Off

Option        : Weak Pull-Up Resistor
Setting       : Off
Default Value : Off

Option        : Enable Bus-Hold Circuitry
Setting       : Off
Default Value : Off

Option        : Auto Global Memory Control Signals
Setting       : Off
Default Value : Off

Option        : Auto Packed Registers
Setting       : Auto
Default Value : Auto

Option        : Auto Delay Chains
Setting       : On
Default Value : On

Option        : Auto Delay Chains for High Fanout Input Pins
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Physical Synthesis for Combinational Logic for Performance
Setting       : Off
Default Value : Off

Option        : Perform Register Duplication for Performance
Setting       : Off
Default Value : Off

Option        : Perform Logic to Memory Mapping for Fitting
Setting       : Off
Default Value : Off

Option        : Perform Register Retiming for Performance
Setting       : Off
Default Value : Off

Option        : Perform Asynchronous Signal Pipelining
Setting       : Off
Default Value : Off

Option        : Fitter Effort
Setting       : Auto Fit
Default Value : Auto Fit

Option        : Physical Synthesis Effort Level
Setting       : Normal
Default Value : Normal

Option        : Auto Global Clock
Setting       : On
Default Value : On

Option        : Auto Global Register Control Signals
Setting       : On
Default Value : On

Option        : Force Fitter to Avoid Periphery Placement Warnings
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 13198 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 13198 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+--------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                     ;
+--------------------------------------------------------------------------------+
Partition Name               : Top
Partition Type               : User-created
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : 

Partition Name               : hard_block:auto_generated_inst
Partition Type               : Auto-generated
Netlist Type Used            : Source File
Preservation Level Used      : N/A
Netlist Type Requested       : Source File
Preservation Level Requested : N/A
Contents                     : hard_block:auto_generated_inst
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                 ;
+--------------------------------------------------------------------------------+
Partition Name          : Top
# Nodes                 : 13195
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File

Partition Name          : hard_block:auto_generated_inst
# Nodes                 : 3
# Preserved Nodes       : 0
Preservation Level Used : N/A
Netlist Type Used       : Source File
+--------------------------------------------------------------------------------+



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/cancian/University/Research_Projects/2016/Probolsas/repository/probolsas2016_substituicaosensorial/development/hardware/OwnIPCores/MotorsMatrixAvalonIP/output_files/MotorsMatrixAvalonIP.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 10,499 / 33,216 ( 32 % ) ;
;     -- Combinational with no register       ; 7728                     ;
;     -- Register only                        ; 216                      ;
;     -- Combinational with a register        ; 2555                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 3202                     ;
;     -- 3 input functions                    ; 6244                     ;
;     -- <=2 input functions                  ; 837                      ;
;     -- Register only                        ; 216                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 6583                     ;
;     -- arithmetic mode                      ; 3700                     ;
;                                             ;                          ;
; Total registers*                            ; 2,771 / 34,593 ( 8 % )   ;
;     -- Dedicated logic registers            ; 2,771 / 33,216 ( 8 % )   ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 707 / 2,076 ( 34 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 138 / 475 ( 29 % )       ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )           ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M4Ks                                        ; 0 / 105 ( 0 % )          ;
; Total block memory bits                     ; 0 / 483,840 ( 0 % )      ;
; Total block memory implementation bits      ; 0 / 483,840 ( 0 % )      ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 2 / 16 ( 13 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 13% / 13% / 13%          ;
; Peak interconnect usage (total/H/V)         ; 47% / 47% / 48%          ;
; Maximum fan-out                             ; 2771                     ;
; Highest non-global fan-out                  ; 801                      ;
; Total fan-out                               ; 44325                    ;
; Average fan-out                             ; 3.32                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                    ;
+--------------------------------------------------------------------------------+
Statistic                      : Difficulty Clustering Region
Top                            : Low
hard_block:auto_generated_inst : Low

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total logic elements
Top                            : 10499 / 33216 ( 32 % )
hard_block:auto_generated_inst : 0 / 33216 ( 0 % )

Statistic                      :     -- Combinational with no register
Top                            : 7728
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 216
hard_block:auto_generated_inst : 0

Statistic                      :     -- Combinational with a register
Top                            : 2555
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic element usage by number of LUT inputs
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- 4 input functions
Top                            : 3202
hard_block:auto_generated_inst : 0

Statistic                      :     -- 3 input functions
Top                            : 6244
hard_block:auto_generated_inst : 0

Statistic                      :     -- <=2 input functions
Top                            : 837
hard_block:auto_generated_inst : 0

Statistic                      :     -- Register only
Top                            : 216
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Logic elements by mode
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- normal mode
Top                            : 6583
hard_block:auto_generated_inst : 0

Statistic                      :     -- arithmetic mode
Top                            : 3700
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total registers
Top                            : 2771
hard_block:auto_generated_inst : 0

Statistic                      :     -- Dedicated logic registers
Top                            : 2771 / 33216 ( 8 % )
hard_block:auto_generated_inst : 0 / 33216 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Total LABs:  partially or completely used
Top                            : 707 / 2076 ( 34 % )
hard_block:auto_generated_inst : 0 / 2076 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Virtual pins
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : I/O pins
Top                            : 138
hard_block:auto_generated_inst : 0

Statistic                      : Embedded Multiplier 9-bit elements
Top                            : 0 / 70 ( 0 % )
hard_block:auto_generated_inst : 0 / 70 ( 0 % )

Statistic                      : Total memory bits
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : Total RAM block bits
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : Clock control block
Top                            : 2 / 20 ( 10 % )
hard_block:auto_generated_inst : 0 / 20 ( 0 % )

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Input Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Connections
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Internal Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Total Connections
Top                            : 44325
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Connections
Top                            : 18980
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : External Connections
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Top
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- hard_block:auto_generated_inst
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Partition Interface
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports
Top                            : 40
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports
Top                            : 98
hard_block:auto_generated_inst : 0

Statistic                      :     -- Bidir Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Registered Ports
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Registered Input Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Registered Output Ports
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      : 
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      : Port Connectivity
Top                            : 
hard_block:auto_generated_inst : 

Statistic                      :     -- Input Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by GND
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports driven by VCC
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Source
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Input Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0

Statistic                      :     -- Output Ports with no Fanout
Top                            : 0
hard_block:auto_generated_inst : 0
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Pins                                                                     ;
+--------------------------------------------------------------------------------+
Name                  : acknowledge
Pin #                 : AB21
I/O Bank              : 7
X coordinate          : 63
Y coordinate          : 0
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : bistIn
Pin #                 : AB10
I/O Bank              : 8
X coordinate          : 14
Y coordinate          : 0
Cell number           : 1
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : clock
Pin #                 : P2
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 18
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : yes
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : enable
Pin #                 : M24
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 20
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : readwrite[0]
Pin #                 : P23
I/O Bank              : 6
X coordinate          : 65
Y coordinate          : 18
Cell number           : 0
Combinational Fan-Out : 32
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : readwrite[1]
Pin #                 : AC18
I/O Bank              : 7
X coordinate          : 48
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : reset
Pin #                 : P1
I/O Bank              : 1
X coordinate          : 0
Y coordinate          : 18
Cell number           : 3
Combinational Fan-Out : 65
Registered Fan-Out    : 0
Global                : yes
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : test
Pin #                 : V25
I/O Bank              : 6
X coordinate          : 65
Y coordinate          : 11
Cell number           : 2
Combinational Fan-Out : 0
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[0]
Pin #                 : D16
I/O Bank              : 4
X coordinate          : 40
Y coordinate          : 36
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[10]
Pin #                 : Y14
I/O Bank              : 7
X coordinate          : 37
Y coordinate          : 0
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[11]
Pin #                 : Y15
I/O Bank              : 7
X coordinate          : 37
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[12]
Pin #                 : F14
I/O Bank              : 4
X coordinate          : 35
Y coordinate          : 36
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[13]
Pin #                 : Y13
I/O Bank              : 7
X coordinate          : 37
Y coordinate          : 0
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[14]
Pin #                 : B16
I/O Bank              : 4
X coordinate          : 37
Y coordinate          : 36
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[15]
Pin #                 : AE16
I/O Bank              : 7
X coordinate          : 40
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[16]
Pin #                 : AC14
I/O Bank              : 7
X coordinate          : 35
Y coordinate          : 0
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[17]
Pin #                 : AF13
I/O Bank              : 8
X coordinate          : 31
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[18]
Pin #                 : AE13
I/O Bank              : 8
X coordinate          : 31
Y coordinate          : 0
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[19]
Pin #                 : AD15
I/O Bank              : 7
X coordinate          : 35
Y coordinate          : 0
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[1]
Pin #                 : N20
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 21
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[20]
Pin #                 : AE15
I/O Bank              : 7
X coordinate          : 35
Y coordinate          : 0
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[21]
Pin #                 : AD12
I/O Bank              : 8
X coordinate          : 31
Y coordinate          : 0
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[22]
Pin #                 : G14
I/O Bank              : 4
X coordinate          : 35
Y coordinate          : 36
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[23]
Pin #                 : AE12
I/O Bank              : 8
X coordinate          : 31
Y coordinate          : 0
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[24]
Pin #                 : M25
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 20
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[25]
Pin #                 : B15
I/O Bank              : 4
X coordinate          : 37
Y coordinate          : 36
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[26]
Pin #                 : N23
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 20
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[27]
Pin #                 : E15
I/O Bank              : 4
X coordinate          : 40
Y coordinate          : 36
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[28]
Pin #                 : N24
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 20
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[29]
Pin #                 : C16
I/O Bank              : 4
X coordinate          : 37
Y coordinate          : 36
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[2]
Pin #                 : AA14
I/O Bank              : 7
X coordinate          : 37
Y coordinate          : 0
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[30]
Pin #                 : D15
I/O Bank              : 4
X coordinate          : 40
Y coordinate          : 36
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[31]
Pin #                 : T22
I/O Bank              : 6
X coordinate          : 65
Y coordinate          : 16
Cell number           : 2
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[3]
Pin #                 : M23
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 22
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[4]
Pin #                 : M19
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 21
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[5]
Pin #                 : M21
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 21
Cell number           : 3
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[6]
Pin #                 : M20
I/O Bank              : 5
X coordinate          : 65
Y coordinate          : 21
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[7]
Pin #                 : R20
I/O Bank              : 6
X coordinate          : 65
Y coordinate          : 16
Cell number           : 1
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[8]
Pin #                 : G13
I/O Bank              : 4
X coordinate          : 35
Y coordinate          : 36
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter

Name                  : writedata[9]
Pin #                 : AA13
I/O Bank              : 7
X coordinate          : 35
Y coordinate          : 0
Cell number           : 0
Combinational Fan-Out : 1
Registered Fan-Out    : 0
Global                : no
Input Register        : no
Power Up High         : no
PCI I/O Enabled       : no
Bus Hold              : no
Weak Pull Up          : Off
I/O Standard          : 3.3-V LVTTL
Termination           : Off
Location assigned by  : Fitter
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Output Pins                                                                    ;
+--------------------------------------------------------------------------------+
Name                   : bistOut
Pin #                  : AA7
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 2
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : interrupt
Pin #                  : C15
I/O Bank               : 4
X coordinate           : 37
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[0]
Pin #                  : L19
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 23
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[10]
Pin #                  : Y16
I/O Bank               : 7
X coordinate           : 46
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[11]
Pin #                  : J14
I/O Bank               : 3
X coordinate           : 24
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[12]
Pin #                  : V14
I/O Bank               : 8
X coordinate           : 27
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[13]
Pin #                  : T10
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 16
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[14]
Pin #                  : H12
I/O Bank               : 3
X coordinate           : 18
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[15]
Pin #                  : A9
I/O Bank               : 3
X coordinate           : 20
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[16]
Pin #                  : T23
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 16
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[17]
Pin #                  : W17
I/O Bank               : 7
X coordinate           : 50
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[18]
Pin #                  : W16
I/O Bank               : 7
X coordinate           : 42
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[19]
Pin #                  : V13
I/O Bank               : 8
X coordinate           : 27
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[1]
Pin #                  : U24
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 13
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[20]
Pin #                  : AF8
I/O Bank               : 8
X coordinate           : 18
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[21]
Pin #                  : F11
I/O Bank               : 3
X coordinate           : 18
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[22]
Pin #                  : G11
I/O Bank               : 3
X coordinate           : 22
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[23]
Pin #                  : F12
I/O Bank               : 3
X coordinate           : 27
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[24]
Pin #                  : AF18
I/O Bank               : 7
X coordinate           : 46
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[25]
Pin #                  : AA16
I/O Bank               : 7
X coordinate           : 46
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[26]
Pin #                  : V11
I/O Bank               : 8
X coordinate           : 29
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[27]
Pin #                  : AD11
I/O Bank               : 8
X coordinate           : 27
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[28]
Pin #                  : AC10
I/O Bank               : 8
X coordinate           : 20
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[29]
Pin #                  : G12
I/O Bank               : 3
X coordinate           : 27
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[2]
Pin #                  : V17
I/O Bank               : 7
X coordinate           : 50
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[30]
Pin #                  : J11
I/O Bank               : 3
X coordinate           : 27
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[31]
Pin #                  : A14
I/O Bank               : 4
X coordinate           : 33
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[32]
Pin #                  : AE18
I/O Bank               : 7
X coordinate           : 46
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[33]
Pin #                  : AE17
I/O Bank               : 7
X coordinate           : 44
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[34]
Pin #                  : AC12
I/O Bank               : 8
X coordinate           : 24
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[35]
Pin #                  : D11
I/O Bank               : 3
X coordinate           : 22
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[36]
Pin #                  : J10
I/O Bank               : 3
X coordinate           : 27
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[37]
Pin #                  : B11
I/O Bank               : 3
X coordinate           : 29
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[38]
Pin #                  : F13
I/O Bank               : 4
X coordinate           : 35
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[39]
Pin #                  : H16
I/O Bank               : 4
X coordinate           : 42
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[3]
Pin #                  : AA12
I/O Bank               : 8
X coordinate           : 29
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[40]
Pin #                  : R19
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 12
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[41]
Pin #                  : H17
I/O Bank               : 4
X coordinate           : 48
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[42]
Pin #                  : C11
I/O Bank               : 3
X coordinate           : 29
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[43]
Pin #                  : Y12
I/O Bank               : 8
X coordinate           : 29
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[44]
Pin #                  : B12
I/O Bank               : 3
X coordinate           : 29
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[45]
Pin #                  : D14
I/O Bank               : 4
X coordinate           : 33
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[46]
Pin #                  : H23
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 27
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[47]
Pin #                  : F16
I/O Bank               : 4
X coordinate           : 44
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[48]
Pin #                  : V24
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 10
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[49]
Pin #                  : T24
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 15
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[4]
Pin #                  : U12
I/O Bank               : 8
X coordinate           : 29
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[50]
Pin #                  : AE11
I/O Bank               : 8
X coordinate           : 27
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[51]
Pin #                  : C12
I/O Bank               : 3
X coordinate           : 29
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[52]
Pin #                  : B14
I/O Bank               : 4
X coordinate           : 33
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[53]
Pin #                  : B17
I/O Bank               : 4
X coordinate           : 42
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[54]
Pin #                  : F17
I/O Bank               : 4
X coordinate           : 48
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[55]
Pin #                  : J17
I/O Bank               : 4
X coordinate           : 48
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[56]
Pin #                  : R24
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 17
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[57]
Pin #                  : R25
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 17
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[58]
Pin #                  : AB18
I/O Bank               : 7
X coordinate           : 48
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[59]
Pin #                  : F15
I/O Bank               : 4
X coordinate           : 44
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[5]
Pin #                  : AF9
I/O Bank               : 8
X coordinate           : 22
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[60]
Pin #                  : G16
I/O Bank               : 4
X coordinate           : 44
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[61]
Pin #                  : P24
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 18
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[62]
Pin #                  : J25
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 24
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[63]
Pin #                  : M22
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 22
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[6]
Pin #                  : B10
I/O Bank               : 3
X coordinate           : 22
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[7]
Pin #                  : B9
I/O Bank               : 3
X coordinate           : 20
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[8]
Pin #                  : K25
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 22
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : motors_out[9]
Pin #                  : U26
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 13
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[0]
Pin #                  : AE10
I/O Bank               : 8
X coordinate           : 24
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[10]
Pin #                  : V23
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 10
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[11]
Pin #                  : A10
I/O Bank               : 3
X coordinate           : 22
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[12]
Pin #                  : D17
I/O Bank               : 4
X coordinate           : 46
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[13]
Pin #                  : AD21
I/O Bank               : 7
X coordinate           : 61
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[14]
Pin #                  : AF17
I/O Bank               : 7
X coordinate           : 44
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[15]
Pin #                  : AC23
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 2
Cell number            : 4
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[16]
Pin #                  : F9
I/O Bank               : 3
X coordinate           : 9
Y coordinate           : 36
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[17]
Pin #                  : W1
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[18]
Pin #                  : G26
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 27
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[19]
Pin #                  : AF10
I/O Bank               : 8
X coordinate           : 24
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[1]
Pin #                  : AA23
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 5
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[20]
Pin #                  : AC20
I/O Bank               : 7
X coordinate           : 55
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[21]
Pin #                  : AC22
I/O Bank               : 7
X coordinate           : 63
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[22]
Pin #                  : AB20
I/O Bank               : 7
X coordinate           : 55
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[23]
Pin #                  : P3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 17
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[24]
Pin #                  : K22
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 28
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[25]
Pin #                  : AC3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 2
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[26]
Pin #                  : E10
I/O Bank               : 3
X coordinate           : 18
Y coordinate           : 36
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[27]
Pin #                  : AA3
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 5
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[28]
Pin #                  : H11
I/O Bank               : 3
X coordinate           : 18
Y coordinate           : 36
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[29]
Pin #                  : H26
I/O Bank               : 5
X coordinate           : 65
Y coordinate           : 26
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[2]
Pin #                  : AD8
I/O Bank               : 8
X coordinate           : 9
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[30]
Pin #                  : AD6
I/O Bank               : 8
X coordinate           : 5
Y coordinate           : 0
Cell number            : 3
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[31]
Pin #                  : A23
I/O Bank               : 4
X coordinate           : 61
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[3]
Pin #                  : A4
I/O Bank               : 3
X coordinate           : 1
Y coordinate           : 36
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[4]
Pin #                  : AF5
I/O Bank               : 8
X coordinate           : 3
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[5]
Pin #                  : AC5
I/O Bank               : 8
X coordinate           : 1
Y coordinate           : 0
Cell number            : 1
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[6]
Pin #                  : W2
I/O Bank               : 1
X coordinate           : 0
Y coordinate           : 10
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[7]
Pin #                  : AC26
I/O Bank               : 6
X coordinate           : 65
Y coordinate           : 6
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[8]
Pin #                  : AA11
I/O Bank               : 8
X coordinate           : 14
Y coordinate           : 0
Cell number            : 0
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -

Name                   : readdata[9]
Pin #                  : AE6
I/O Bank               : 8
X coordinate           : 11
Y coordinate           : 0
Cell number            : 2
Output Register        : no
Output Enable Register : no
Power Up High          : no
PCI I/O Enabled        : no
Open Drain             : no
TRI Primitive          : no
Bus Hold               : no
Weak Pull Up           : Off
I/O Standard           : 3.3-V LVTTL
Current Strength       : 24mA
Termination            : Off
Location assigned by   : Fitter
Load                   : 0 pF
Output Enable Source   : -
Output Enable Group    : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; I/O Bank Usage                                                                 ;
+--------------------------------------------------------------------------------+
I/O Bank      : 1
Usage         : 9 / 64 ( 14 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 2
Usage         : 2 / 59 ( 3 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 3
Usage         : 21 / 56 ( 38 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 4
Usage         : 24 / 58 ( 41 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 5
Usage         : 17 / 65 ( 26 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 6
Usage         : 18 / 59 ( 31 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 7
Usage         : 25 / 58 ( 43 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --

I/O Bank      : 8
Usage         : 25 / 56 ( 45 % )
VCCIO Voltage : 3.3V
VREF Voltage  : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; All Package Pins                                                               ;
+--------------------------------------------------------------------------------+
Location        : A2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A3
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A4
Pad Number      : 484
I/O Bank        : 3
Pin Name/Usage  : readdata[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A5
Pad Number      : 482
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A6
Pad Number      : 479
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A7
Pad Number      : 465
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A8
Pad Number      : 457
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A9
Pad Number      : 451
I/O Bank        : 3
Pin Name/Usage  : motors_out[15]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A10
Pad Number      : 447
I/O Bank        : 3
Pin Name/Usage  : readdata[11]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A11
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A13
Pad Number      : 430
I/O Bank        : 4
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A14
Pad Number      : 427
I/O Bank        : 4
Pin Name/Usage  : motors_out[31]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A16
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A17
Pad Number      : 412
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A18
Pad Number      : 406
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A19
Pad Number      : 394
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A20
Pad Number      : 390
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A21
Pad Number      : 382
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A22
Pad Number      : 379
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : A23
Pad Number      : 378
I/O Bank        : 4
Pin Name/Usage  : readdata[31]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : A24
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : A25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA1
Pad Number      : 107
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA2
Pad Number      : 106
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA3
Pad Number      : 117
I/O Bank        : 1
Pin Name/Usage  : readdata[27]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA4
Pad Number      : 116
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA5
Pad Number      : 120
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA6
Pad Number      : 130
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA7
Pad Number      : 129
I/O Bank        : 1
Pin Name/Usage  : bistOut
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA9
Pad Number      : 152
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA10
Pad Number      : 153
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA11
Pad Number      : 155
I/O Bank        : 8
Pin Name/Usage  : readdata[8]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA12
Pad Number      : 179
I/O Bank        : 8
Pin Name/Usage  : motors_out[3]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA13
Pad Number      : 192
I/O Bank        : 7
Pin Name/Usage  : writedata[9]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA14
Pad Number      : 194
I/O Bank        : 7
Pin Name/Usage  : writedata[2]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA15
Pad Number      : 197
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA16
Pad Number      : 209
I/O Bank        : 7
Pin Name/Usage  : motors_out[25]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA17
Pad Number      : 219
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA18
Pad Number      : 220
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL4
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA20
Pad Number      : 230
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA22
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AA23
Pad Number      : 256
I/O Bank        : 6
Pin Name/Usage  : readdata[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA24
Pad Number      : 255
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA25
Pad Number      : 266
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AA26
Pad Number      : 267
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB1
Pad Number      : 115
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB2
Pad Number      : 114
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB3
Pad Number      : 126
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB4
Pad Number      : 127
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB6
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB8
Pad Number      : 147
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB10
Pad Number      : 154
I/O Bank        : 8
Pin Name/Usage  : bistIn
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB12
Pad Number      : 171
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB13
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB14
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB15
Pad Number      : 198
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB17
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB18
Pad Number      : 215
I/O Bank        : 7
Pin Name/Usage  : motors_out[58]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB20
Pad Number      : 225
I/O Bank        : 7
Pin Name/Usage  : readdata[22]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB21
Pad Number      : 242
I/O Bank        : 7
Pin Name/Usage  : acknowledge
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB22
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AB23
Pad Number      : 258
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB24
Pad Number      : 257
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB25
Pad Number      : 263
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AB26
Pad Number      : 262
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC1
Pad Number      : 119
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC2
Pad Number      : 118
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC3
Pad Number      : 128
I/O Bank        : 1
Pin Name/Usage  : readdata[25]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC5
Pad Number      : 133
I/O Bank        : 8
Pin Name/Usage  : readdata[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC6
Pad Number      : 134
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC7
Pad Number      : 143
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC8
Pad Number      : 148
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC9
Pad Number      : 163
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC10
Pad Number      : 164
I/O Bank        : 8
Pin Name/Usage  : motors_out[28]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC11
Pad Number      : 168
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC12
Pad Number      : 172
I/O Bank        : 8
Pin Name/Usage  : motors_out[34]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC13
Pad Number      : 185
I/O Bank        : 8
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC14
Pad Number      : 191
I/O Bank        : 7
Pin Name/Usage  : writedata[16]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC15
Pad Number      : 199
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC16
Pad Number      : 202
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC17
Pad Number      : 207
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC18
Pad Number      : 216
I/O Bank        : 7
Pin Name/Usage  : readwrite[1]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC19
Pad Number      : 222
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC20
Pad Number      : 226
I/O Bank        : 7
Pin Name/Usage  : readdata[20]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC21
Pad Number      : 237
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC22
Pad Number      : 241
I/O Bank        : 7
Pin Name/Usage  : readdata[21]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC23
Pad Number      : 245
I/O Bank        : 6
Pin Name/Usage  : readdata[15]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AC25
Pad Number      : 260
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AC26
Pad Number      : 261
I/O Bank        : 6
Pin Name/Usage  : readdata[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD2
Pad Number      : 122
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD3
Pad Number      : 123
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD4
Pad Number      : 135
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD5
Pad Number      : 136
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD6
Pad Number      : 139
I/O Bank        : 8
Pin Name/Usage  : readdata[30]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD7
Pad Number      : 140
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD8
Pad Number      : 149
I/O Bank        : 8
Pin Name/Usage  : readdata[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD10
Pad Number      : 167
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD11
Pad Number      : 173
I/O Bank        : 8
Pin Name/Usage  : motors_out[27]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD12
Pad Number      : 181
I/O Bank        : 8
Pin Name/Usage  : writedata[21]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD13
Pad Number      : 186
I/O Bank        : 8
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD15
Pad Number      : 190
I/O Bank        : 7
Pin Name/Usage  : writedata[19]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD16
Pad Number      : 201
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD17
Pad Number      : 208
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD19
Pad Number      : 221
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD20
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AD21
Pad Number      : 238
I/O Bank        : 7
Pin Name/Usage  : readdata[13]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD22
Pad Number      : 240
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD23
Pad Number      : 239
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD24
Pad Number      : 249
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD25
Pad Number      : 248
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AD26
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE2
Pad Number      : 124
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE3
Pad Number      : 125
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE4
Pad Number      : 131
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE5
Pad Number      : 137
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE6
Pad Number      : 150
I/O Bank        : 8
Pin Name/Usage  : readdata[9]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE7
Pad Number      : 157
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE8
Pad Number      : 159
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE9
Pad Number      : 165
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE10
Pad Number      : 169
I/O Bank        : 8
Pin Name/Usage  : readdata[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE11
Pad Number      : 174
I/O Bank        : 8
Pin Name/Usage  : motors_out[50]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE12
Pad Number      : 182
I/O Bank        : 8
Pin Name/Usage  : writedata[23]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE13
Pad Number      : 183
I/O Bank        : 8
Pin Name/Usage  : writedata[18]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE14
Pad Number      : 188
I/O Bank        : 7
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AE15
Pad Number      : 189
I/O Bank        : 7
Pin Name/Usage  : writedata[20]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE16
Pad Number      : 200
I/O Bank        : 7
Pin Name/Usage  : writedata[15]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE17
Pad Number      : 206
I/O Bank        : 7
Pin Name/Usage  : motors_out[33]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE18
Pad Number      : 212
I/O Bank        : 7
Pin Name/Usage  : motors_out[32]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE19
Pad Number      : 214
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE20
Pad Number      : 224
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE21
Pad Number      : 228
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE22
Pad Number      : 236
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE23
Pad Number      : 244
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE24
Pad Number      : 247
I/O Bank        : 6
Pin Name/Usage  : ~LVDS150p/nCEO~
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE25
Pad Number      : 246
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AE26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF3
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF4
Pad Number      : 132
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF5
Pad Number      : 138
I/O Bank        : 8
Pin Name/Usage  : readdata[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF6
Pad Number      : 151
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF7
Pad Number      : 158
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF8
Pad Number      : 160
I/O Bank        : 8
Pin Name/Usage  : motors_out[20]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF9
Pad Number      : 166
I/O Bank        : 8
Pin Name/Usage  : motors_out[5]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF10
Pad Number      : 170
I/O Bank        : 8
Pin Name/Usage  : readdata[19]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF11
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF13
Pad Number      : 184
I/O Bank        : 8
Pin Name/Usage  : writedata[17]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF14
Pad Number      : 187
I/O Bank        : 7
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF16
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF17
Pad Number      : 205
I/O Bank        : 7
Pin Name/Usage  : readdata[14]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF18
Pad Number      : 211
I/O Bank        : 7
Pin Name/Usage  : motors_out[24]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF19
Pad Number      : 213
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF20
Pad Number      : 223
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF21
Pad Number      : 227
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF22
Pad Number      : 235
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF23
Pad Number      : 243
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : AF24
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : AF25
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B2
Pad Number      : 2
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B3
Pad Number      : 3
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B4
Pad Number      : 483
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B5
Pad Number      : 481
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B6
Pad Number      : 480
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B7
Pad Number      : 466
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B8
Pad Number      : 458
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B9
Pad Number      : 452
I/O Bank        : 3
Pin Name/Usage  : motors_out[7]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B10
Pad Number      : 448
I/O Bank        : 3
Pin Name/Usage  : motors_out[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B11
Pad Number      : 435
I/O Bank        : 3
Pin Name/Usage  : motors_out[37]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B12
Pad Number      : 433
I/O Bank        : 3
Pin Name/Usage  : motors_out[44]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B13
Pad Number      : 429
I/O Bank        : 4
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : B14
Pad Number      : 428
I/O Bank        : 4
Pin Name/Usage  : motors_out[52]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B15
Pad Number      : 420
I/O Bank        : 4
Pin Name/Usage  : writedata[25]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B16
Pad Number      : 419
I/O Bank        : 4
Pin Name/Usage  : writedata[14]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B17
Pad Number      : 411
I/O Bank        : 4
Pin Name/Usage  : motors_out[53]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : B18
Pad Number      : 405
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B19
Pad Number      : 393
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B20
Pad Number      : 389
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B21
Pad Number      : 381
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B22
Pad Number      : 380
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B23
Pad Number      : 377
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B24
Pad Number      : 363
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B25
Pad Number      : 362
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : B26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C2
Pad Number      : 6
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C3
Pad Number      : 7
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C4
Pad Number      : 478
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C5
Pad Number      : 486
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C6
Pad Number      : 485
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C7
Pad Number      : 468
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C8
Pad Number      : 463
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C9
Pad Number      : 459
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C10
Pad Number      : 450
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C11
Pad Number      : 436
I/O Bank        : 3
Pin Name/Usage  : motors_out[42]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C12
Pad Number      : 434
I/O Bank        : 3
Pin Name/Usage  : motors_out[51]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C13
Pad Number      : 431
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C15
Pad Number      : 421
I/O Bank        : 4
Pin Name/Usage  : interrupt
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C16
Pad Number      : 418
I/O Bank        : 4
Pin Name/Usage  : writedata[29]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : C17
Pad Number      : 404
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C19
Pad Number      : 391
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C20
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : C21
Pad Number      : 375
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C22
Pad Number      : 374
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C23
Pad Number      : 373
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C24
Pad Number      : 360
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C25
Pad Number      : 361
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : C26
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D1
Pad Number      : 13
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D2
Pad Number      : 12
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D3
Pad Number      : 1
I/O Bank        : 2
Pin Name/Usage  : ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : D4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D5
Pad Number      : 477
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D6
Pad Number      : 467
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D7
Pad Number      : 469
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D8
Pad Number      : 464
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D9
Pad Number      : 460
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D10
Pad Number      : 449
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D11
Pad Number      : 445
I/O Bank        : 3
Pin Name/Usage  : motors_out[35]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D12
Pad Number      : 443
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D13
Pad Number      : 432
I/O Bank        : 3
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D14
Pad Number      : 426
I/O Bank        : 4
Pin Name/Usage  : motors_out[45]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D15
Pad Number      : 417
I/O Bank        : 4
Pin Name/Usage  : writedata[30]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D16
Pad Number      : 415
I/O Bank        : 4
Pin Name/Usage  : writedata[0]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D17
Pad Number      : 403
I/O Bank        : 4
Pin Name/Usage  : readdata[12]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : D18
Pad Number      : 396
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D19
Pad Number      : 392
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D20
Pad Number      : 387
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D21
Pad Number      : 376
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D22
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D23
Pad Number      : 369
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D24
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : D25
Pad Number      : 358
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : D26
Pad Number      : 359
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E1
Pad Number      : 20
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E2
Pad Number      : 19
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E3
Pad Number      : 0
I/O Bank        : 2
Pin Name/Usage  : ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : On

Location        : E4
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E5
Pad Number      : 4
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E6
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E8
Pad Number      : 474
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E10
Pad Number      : 453
I/O Bank        : 3
Pin Name/Usage  : readdata[26]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E12
Pad Number      : 444
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E13
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E14
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E15
Pad Number      : 416
I/O Bank        : 4
Pin Name/Usage  : writedata[27]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : E16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E17
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E18
Pad Number      : 395
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E20
Pad Number      : 388
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : E22
Pad Number      : 370
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E23
Pad Number      : 365
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E24
Pad Number      : 364
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E25
Pad Number      : 355
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : E26
Pad Number      : 356
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F1
Pad Number      : 29
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F2
Pad Number      : 28
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F3
Pad Number      : 10
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F4
Pad Number      : 11
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F6
Pad Number      : 5
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F7
Pad Number      : 14
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F9
Pad Number      : 470
I/O Bank        : 3
Pin Name/Usage  : readdata[16]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F10
Pad Number      : 462
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F11
Pad Number      : 454
I/O Bank        : 3
Pin Name/Usage  : motors_out[21]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F12
Pad Number      : 440
I/O Bank        : 3
Pin Name/Usage  : motors_out[23]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F13
Pad Number      : 423
I/O Bank        : 4
Pin Name/Usage  : motors_out[38]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F14
Pad Number      : 425
I/O Bank        : 4
Pin Name/Usage  : writedata[12]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F15
Pad Number      : 409
I/O Bank        : 4
Pin Name/Usage  : motors_out[59]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F16
Pad Number      : 408
I/O Bank        : 4
Pin Name/Usage  : motors_out[47]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F17
Pad Number      : 401
I/O Bank        : 4
Pin Name/Usage  : motors_out[54]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : F18
Pad Number      : 398
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F20
Pad Number      : 372
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F21
Pad Number      : 371
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F22
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : F23
Pad Number      : 353
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F24
Pad Number      : 354
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F25
Pad Number      : 350
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : F26
Pad Number      : 349
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G1
Pad Number      : 30
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G2
Pad Number      : 31
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G3
Pad Number      : 24
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G4
Pad Number      : 23
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G5
Pad Number      : 8
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G6
Pad Number      : 9
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL3
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL3
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G9
Pad Number      : 471
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G10
Pad Number      : 461
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G11
Pad Number      : 446
I/O Bank        : 3
Pin Name/Usage  : motors_out[22]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G12
Pad Number      : 439
I/O Bank        : 3
Pin Name/Usage  : motors_out[29]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G13
Pad Number      : 422
I/O Bank        : 4
Pin Name/Usage  : writedata[8]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G14
Pad Number      : 424
I/O Bank        : 4
Pin Name/Usage  : writedata[22]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G15
Pad Number      : 410
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G16
Pad Number      : 407
I/O Bank        : 4
Pin Name/Usage  : motors_out[60]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : G17
Pad Number      : 402
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G18
Pad Number      : 397
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCA_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL2
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : G21
Pad Number      : 368
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G22
Pad Number      : 367
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G23
Pad Number      : 346
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G24
Pad Number      : 345
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G25
Pad Number      : 343
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : G26
Pad Number      : 342
I/O Bank        : 5
Pin Name/Usage  : readdata[18]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H1
Pad Number      : 37
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H2
Pad Number      : 36
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H3
Pad Number      : 32
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H4
Pad Number      : 33
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H6
Pad Number      : 18
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL3
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H8
Pad Number      : 473
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H9
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H10
Pad Number      : 472
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H11
Pad Number      : 456
I/O Bank        : 3
Pin Name/Usage  : readdata[28]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H12
Pad Number      : 455
I/O Bank        : 3
Pin Name/Usage  : motors_out[14]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H15
Pad Number      : 414
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H16
Pad Number      : 413
I/O Bank        : 4
Pin Name/Usage  : motors_out[39]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H17
Pad Number      : 400
I/O Bank        : 4
Pin Name/Usage  : motors_out[41]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H18
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H19
Pad Number      : 335
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL2
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H21
Pad Number      : 366
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : H23
Pad Number      : 341
I/O Bank        : 5
Pin Name/Usage  : motors_out[46]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : H24
Pad Number      : 340
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H25
Pad Number      : 337
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : H26
Pad Number      : 336
I/O Bank        : 5
Pin Name/Usage  : readdata[29]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J1
Pad Number      : 39
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J2
Pad Number      : 38
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J3
Pad Number      : 34
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J4
Pad Number      : 35
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J5
Pad Number      : 15
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J6
Pad Number      : 25
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J7
Pad Number      : 17
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J8
Pad Number      : 16
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J9
Pad Number      : 475
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J10
Pad Number      : 438
I/O Bank        : 3
Pin Name/Usage  : motors_out[36]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J11
Pad Number      : 437
I/O Bank        : 3
Pin Name/Usage  : motors_out[30]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J12
Pad Number      : 
I/O Bank        : 3
Pin Name/Usage  : VCCIO3
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J13
Pad Number      : 442
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J14
Pad Number      : 441
I/O Bank        : 3
Pin Name/Usage  : motors_out[11]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J15
Pad Number      : 
I/O Bank        : 4
Pin Name/Usage  : VCCIO4
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J16
Pad Number      : 385
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J17
Pad Number      : 399
I/O Bank        : 4
Pin Name/Usage  : motors_out[55]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J18
Pad Number      : 383
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J19
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J20
Pad Number      : 351
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J21
Pad Number      : 352
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J22
Pad Number      : 357
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : J23
Pad Number      : 339
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J24
Pad Number      : 338
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : J25
Pad Number      : 327
I/O Bank        : 5
Pin Name/Usage  : motors_out[62]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : J26
Pad Number      : 326
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K1
Pad Number      : 42
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K2
Pad Number      : 43
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K3
Pad Number      : 41
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K4
Pad Number      : 40
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K5
Pad Number      : 22
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K6
Pad Number      : 21
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K7
Pad Number      : 27
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K8
Pad Number      : 26
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K9
Pad Number      : 476
I/O Bank        : 3
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K16
Pad Number      : 386
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K17
Pad Number      : 384
I/O Bank        : 4
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K18
Pad Number      : 334
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K19
Pad Number      : 333
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : K21
Pad Number      : 332
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K22
Pad Number      : 344
I/O Bank        : 5
Pin Name/Usage  : readdata[24]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K23
Pad Number      : 331
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K24
Pad Number      : 330
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : K25
Pad Number      : 321
I/O Bank        : 5
Pin Name/Usage  : motors_out[8]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : K26
Pad Number      : 320
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L1
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L2
Pad Number      : 50
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L3
Pad Number      : 51
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L4
Pad Number      : 44
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L6
Pad Number      : 48
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L7
Pad Number      : 47
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L8
Pad Number      : 59
I/O Bank        : 2
Pin Name/Usage  : #TMS
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L9
Pad Number      : 49
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L10
Pad Number      : 52
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L18
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L19
Pad Number      : 322
I/O Bank        : 5
Pin Name/Usage  : motors_out[0]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : L20
Pad Number      : 328
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L21
Pad Number      : 329
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L23
Pad Number      : 325
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : L24
Pad Number      : 324
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L25
Pad Number      : 323
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : L26
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M2
Pad Number      : 56
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M3
Pad Number      : 55
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M4
Pad Number      : 53
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M5
Pad Number      : 54
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : M6
Pad Number      : 58
I/O Bank        : 2
Pin Name/Usage  : #TCK
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M7
Pad Number      : 60
I/O Bank        : 2
Pin Name/Usage  : #TDO
Dir.            : output
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M8
Pad Number      : 57
I/O Bank        : 2
Pin Name/Usage  : #TDI
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M9
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M18
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : M19
Pad Number      : 317
I/O Bank        : 5
Pin Name/Usage  : writedata[4]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M20
Pad Number      : 316
I/O Bank        : 5
Pin Name/Usage  : writedata[6]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M21
Pad Number      : 314
I/O Bank        : 5
Pin Name/Usage  : writedata[5]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M22
Pad Number      : 319
I/O Bank        : 5
Pin Name/Usage  : motors_out[63]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M23
Pad Number      : 318
I/O Bank        : 5
Pin Name/Usage  : writedata[3]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M24
Pad Number      : 313
I/O Bank        : 5
Pin Name/Usage  : enable
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M25
Pad Number      : 312
I/O Bank        : 5
Pin Name/Usage  : writedata[24]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : M26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N1
Pad Number      : 65
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N2
Pad Number      : 64
I/O Bank        : 2
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N3
Pad Number      : 62
I/O Bank        : 2
Pin Name/Usage  : ^DATA0
Dir.            : input
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N4
Pad Number      : 63
I/O Bank        : 2
Pin Name/Usage  : ^nCE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N5
Pad Number      : 
I/O Bank        : 2
Pin Name/Usage  : VCCIO2
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N6
Pad Number      : 61
I/O Bank        : 2
Pin Name/Usage  : ^DCLK
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N7
Pad Number      : 66
I/O Bank        : 2
Pin Name/Usage  : ^nCONFIG
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N9
Pad Number      : 45
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N18
Pad Number      : 348
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : N19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N20
Pad Number      : 315
I/O Bank        : 5
Pin Name/Usage  : writedata[1]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N22
Pad Number      : 
I/O Bank        : 5
Pin Name/Usage  : VCCIO5
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N23
Pad Number      : 311
I/O Bank        : 5
Pin Name/Usage  : writedata[26]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N24
Pad Number      : 310
I/O Bank        : 5
Pin Name/Usage  : writedata[28]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : N25
Pad Number      : 309
I/O Bank        : 5
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : N26
Pad Number      : 308
I/O Bank        : 5
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P1
Pad Number      : 68
I/O Bank        : 1
Pin Name/Usage  : reset
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P2
Pad Number      : 67
I/O Bank        : 1
Pin Name/Usage  : clock
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P3
Pad Number      : 69
I/O Bank        : 1
Pin Name/Usage  : readdata[23]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P4
Pad Number      : 70
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P5
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P6
Pad Number      : 78
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P7
Pad Number      : 77
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P9
Pad Number      : 46
I/O Bank        : 2
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P17
Pad Number      : 293
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P18
Pad Number      : 347
I/O Bank        : 5
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : P19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P20
Pad Number      : 301
I/O Bank        : 6
Pin Name/Usage  : ^MSEL0
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P21
Pad Number      : 300
I/O Bank        : 6
Pin Name/Usage  : ^MSEL1
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P22
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P23
Pad Number      : 305
I/O Bank        : 6
Pin Name/Usage  : readwrite[0]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P24
Pad Number      : 304
I/O Bank        : 6
Pin Name/Usage  : motors_out[61]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : P25
Pad Number      : 307
I/O Bank        : 6
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : P26
Pad Number      : 306
I/O Bank        : 6
Pin Name/Usage  : GND+
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R1
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R2
Pad Number      : 71
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R3
Pad Number      : 72
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R4
Pad Number      : 73
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R5
Pad Number      : 74
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R6
Pad Number      : 81
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R7
Pad Number      : 82
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R8
Pad Number      : 110
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R9
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R10
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R17
Pad Number      : 294
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : R18
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R19
Pad Number      : 282
I/O Bank        : 6
Pin Name/Usage  : motors_out[40]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R20
Pad Number      : 297
I/O Bank        : 6
Pin Name/Usage  : writedata[7]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R21
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R22
Pad Number      : 298
I/O Bank        : 6
Pin Name/Usage  : ^nSTATUS
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R23
Pad Number      : 299
I/O Bank        : 6
Pin Name/Usage  : ^CONF_DONE
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : R24
Pad Number      : 302
I/O Bank        : 6
Pin Name/Usage  : motors_out[56]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R25
Pad Number      : 303
I/O Bank        : 6
Pin Name/Usage  : motors_out[57]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : R26
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T1
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T2
Pad Number      : 79
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T3
Pad Number      : 80
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T4
Pad Number      : 83
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T6
Pad Number      : 93
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T7
Pad Number      : 92
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T8
Pad Number      : 111
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T9
Pad Number      : 76
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T10
Pad Number      : 75
I/O Bank        : 1
Pin Name/Usage  : motors_out[13]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T12
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T17
Pad Number      : 289
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T18
Pad Number      : 290
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T19
Pad Number      : 281
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T20
Pad Number      : 287
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T21
Pad Number      : 288
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : T22
Pad Number      : 296
I/O Bank        : 6
Pin Name/Usage  : writedata[31]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T23
Pad Number      : 295
I/O Bank        : 6
Pin Name/Usage  : motors_out[16]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T24
Pad Number      : 292
I/O Bank        : 6
Pin Name/Usage  : motors_out[49]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : T25
Pad Number      : 291
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : T26
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U1
Pad Number      : 85
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U2
Pad Number      : 84
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U3
Pad Number      : 88
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U4
Pad Number      : 89
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U5
Pad Number      : 100
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U6
Pad Number      : 98
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U7
Pad Number      : 99
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U9
Pad Number      : 86
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U10
Pad Number      : 87
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U11
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U12
Pad Number      : 178
I/O Bank        : 8
Pin Name/Usage  : motors_out[4]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : U13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U15
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U17
Pad Number      : 231
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U18
Pad Number      : 232
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : U20
Pad Number      : 280
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U21
Pad Number      : 279
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U22
Pad Number      : 270
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U23
Pad Number      : 284
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U24
Pad Number      : 283
I/O Bank        : 6
Pin Name/Usage  : motors_out[1]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : U25
Pad Number      : 285
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : U26
Pad Number      : 286
I/O Bank        : 6
Pin Name/Usage  : motors_out[9]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V1
Pad Number      : 90
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V2
Pad Number      : 91
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V3
Pad Number      : 95
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V4
Pad Number      : 94
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V5
Pad Number      : 104
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V6
Pad Number      : 105
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V7
Pad Number      : 112
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V8
Pad Number      : 
I/O Bank        : 1
Pin Name/Usage  : VCCIO1
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V9
Pad Number      : 142
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V10
Pad Number      : 141
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V11
Pad Number      : 177
I/O Bank        : 8
Pin Name/Usage  : motors_out[26]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V12
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V13
Pad Number      : 176
I/O Bank        : 8
Pin Name/Usage  : motors_out[19]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V14
Pad Number      : 175
I/O Bank        : 8
Pin Name/Usage  : motors_out[12]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V15
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V16
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCINT
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V17
Pad Number      : 218
I/O Bank        : 7
Pin Name/Usage  : motors_out[2]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V18
Pad Number      : 233
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V19
Pad Number      : 
I/O Bank        : 6
Pin Name/Usage  : VCCIO6
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V20
Pad Number      : 251
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V21
Pad Number      : 252
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : V22
Pad Number      : 259
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : V23
Pad Number      : 275
I/O Bank        : 6
Pin Name/Usage  : readdata[10]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V24
Pad Number      : 276
I/O Bank        : 6
Pin Name/Usage  : motors_out[48]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V25
Pad Number      : 277
I/O Bank        : 6
Pin Name/Usage  : test
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : V26
Pad Number      : 278
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W1
Pad Number      : 97
I/O Bank        : 1
Pin Name/Usage  : readdata[17]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W2
Pad Number      : 96
I/O Bank        : 1
Pin Name/Usage  : readdata[6]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Row I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W3
Pad Number      : 102
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W4
Pad Number      : 101
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W5
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W6
Pad Number      : 113
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W8
Pad Number      : 144
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W9
Pad Number      : 
I/O Bank        : 8
Pin Name/Usage  : VCCIO8
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W10
Pad Number      : 145
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W11
Pad Number      : 161
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W12
Pad Number      : 162
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W13
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W14
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W15
Pad Number      : 203
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W16
Pad Number      : 204
I/O Bank        : 7
Pin Name/Usage  : motors_out[18]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W17
Pad Number      : 217
I/O Bank        : 7
Pin Name/Usage  : motors_out[17]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : W18
Pad Number      : 
I/O Bank        : 7
Pin Name/Usage  : VCCIO7
Dir.            : power
I/O Standard    : 
Voltage         : 3.3V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W19
Pad Number      : 234
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W21
Pad Number      : 253
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W22
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : W23
Pad Number      : 272
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W24
Pad Number      : 271
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W25
Pad Number      : 273
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : W26
Pad Number      : 274
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y1
Pad Number      : 103
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y2
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : NC
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y3
Pad Number      : 108
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y4
Pad Number      : 109
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y5
Pad Number      : 121
I/O Bank        : 1
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y6
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y7
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL1
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y8
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL1
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y9
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y10
Pad Number      : 146
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y11
Pad Number      : 156
I/O Bank        : 8
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y12
Pad Number      : 180
I/O Bank        : 8
Pin Name/Usage  : motors_out[43]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y13
Pad Number      : 193
I/O Bank        : 7
Pin Name/Usage  : writedata[13]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y14
Pad Number      : 195
I/O Bank        : 7
Pin Name/Usage  : writedata[10]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y15
Pad Number      : 196
I/O Bank        : 7
Pin Name/Usage  : writedata[11]
Dir.            : input
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y16
Pad Number      : 210
I/O Bank        : 7
Pin Name/Usage  : motors_out[10]
Dir.            : output
I/O Standard    : 3.3-V LVTTL
Voltage         : 
I/O Type        : Column I/O
User Assignment : N
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y17
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GND
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y18
Pad Number      : 229
I/O Bank        : 7
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Column I/O
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y19
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : GNDA_PLL4
Dir.            : gnd
I/O Standard    : 
Voltage         : 
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y20
Pad Number      : 
I/O Bank        : 
Pin Name/Usage  : VCCD_PLL4
Dir.            : power
I/O Standard    : 
Voltage         : 1.2V
I/O Type        : --
User Assignment : 
Bus Hold        : --
Weak Pull Up    : --

Location        : Y21
Pad Number      : 250
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y22
Pad Number      : 254
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y23
Pad Number      : 265
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y24
Pad Number      : 264
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y25
Pad Number      : 269
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off

Location        : Y26
Pad Number      : 268
I/O Bank        : 6
Pin Name/Usage  : GND*
Dir.            : 
I/O Standard    : 
Voltage         : 
I/O Type        : Row I/O
User Assignment : 
Bus Hold        : no
Weak Pull Up    : Off
+--------------------------------------------------------------------------------+

Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                       ;
+--------------------------------------------------------------------------------+
I/O Standard           : 3.3-V LVTTL
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V LVCMOS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 2.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.8 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 1.5 V
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : 3.3-V PCI
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 3.3-V PCI-X
Load                   : 10 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : SSTL-2 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-2 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : SSTL-18 Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel), 25 Ohm (Serial)

I/O Standard           : 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : 50 Ohm (Parallel)

I/O Standard           : 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : 25 Ohm (Parallel)

I/O Standard           : Differential SSTL-2
Load                   : 0 pF
Termination Resistance : (See SSTL-2)

I/O Standard           : Differential 2.5-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See SSTL-2 Class II)

I/O Standard           : Differential 1.8-V SSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class I)

I/O Standard           : Differential 1.8-V SSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V SSTL Class II)

I/O Standard           : Differential 1.5-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class I)

I/O Standard           : Differential 1.5-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.5-V HSTL Class II)

I/O Standard           : Differential 1.8-V HSTL Class I
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class I)

I/O Standard           : Differential 1.8-V HSTL Class II
Load                   : 0 pF
Termination Resistance : (See 1.8-V HSTL Class II)

I/O Standard           : LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : mini-LVDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : RSDS
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)

I/O Standard           : Simple RSDS
Load                   : 0 pF
Termination Resistance : Not Available

I/O Standard           : Differential LVPECL
Load                   : 0 pF
Termination Resistance : 100 Ohm (Differential)
+--------------------------------------------------------------------------------+

Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                          ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |MotorMatrixControl
Logic Cells                : 10499 (0)
Dedicated Logic Registers  : 2771 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 138
Virtual Pins               : 0
LUT-Only LCs               : 7728 (0)
Register-Only LCs          : 216 (0)
LUT/Register LCs           : 2555 (0)
Full Hierarchy Name        : |MotorMatrixControl
Library Name               : work

Compilation Hierarchy Node :    |fsm_commands:commands_control|
Logic Cells                : 53 (53)
Dedicated Logic Registers  : 11 (11)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 30 (30)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 23 (23)
Full Hierarchy Name        : |MotorMatrixControl|fsm_commands:commands_control
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:1:n_motors_0xi|
Logic Cells                : 154 (17)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 43 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:1:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 95 (95)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:2:n_motors_0xi|
Logic Cells                : 158 (17)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 113 (16)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 41 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:2:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:3:n_motors_0xi|
Logic Cells                : 159 (20)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 113 (18)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 41 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:3:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 95 (95)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:4:n_motors_0xi|
Logic Cells                : 157 (15)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 113 (13)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 41 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:4:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:4:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:4:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:4:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:5:n_motors_0xi|
Logic Cells                : 160 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 115 (17)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 39 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:5:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:5:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:5:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:5:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:6:n_motors_0xi|
Logic Cells                : 157 (17)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (16)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 40 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:6:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:6:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:6:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:6:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_0xi:7:n_motors_0xi|
Logic Cells                : 142 (1)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (1)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:7:n_motors_0xi
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (99)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (28)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:7:n_motors_0xi|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:7:n_motors_0xi|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_0xi:7:n_motors_0xi|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:1:n_motors_ix0|
Logic Cells                : 157 (18)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (18)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 41 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:1:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:2:n_motors_ix0|
Logic Cells                : 154 (16)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (16)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:2:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:3:n_motors_ix0|
Logic Cells                : 156 (17)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 112 (16)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 42 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:3:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:4:n_motors_ix0|
Logic Cells                : 156 (13)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (13)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 40 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:4:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:4:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:4:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:4:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:5:n_motors_ix0|
Logic Cells                : 163 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 117 (16)
Register-Only LCs          : 9 (0)
LUT/Register LCs           : 37 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:5:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:5:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:5:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:5:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:6:n_motors_ix0|
Logic Cells                : 162 (16)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 117 (14)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 39 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:6:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 103 (103)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 24 (24)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:6:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:6:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:6:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ix0:7:n_motors_ix0|
Logic Cells                : 143 (6)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (6)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 43 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:7:n_motors_ix0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 94 (94)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 33 (33)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:7:n_motors_ix0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:7:n_motors_ix0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ix0:7:n_motors_ix0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 165 (22)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (22)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 39 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 166 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 122 (23)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 41 (12)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (99)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (28)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 165 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (21)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 168 (31)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (31)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 39 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 95 (95)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 170 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (22)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 39 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (105)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 22 (22)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 167 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 122 (19)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 40 (16)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 103 (103)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 24 (24)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 158 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 115 (21)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 41 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 94 (94)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 33 (33)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 167 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (23)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 42 (12)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 170 (28)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 128 (28)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 40 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 166 (26)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 124 (26)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 38 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 169 (22)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 124 (19)
Register-Only LCs          : 7 (0)
LUT/Register LCs           : 38 (16)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (105)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 22 (22)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 170 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (27)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 38 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 166 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (24)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 40 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (99)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (28)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 158 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 116 (19)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 168 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (25)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 36 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 164 (22)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 122 (22)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 167 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 124 (26)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 38 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 167 (28)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (28)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 40 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 95 (95)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 166 (22)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (21)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 39 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 162 (18)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 120 (18)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 42 (17)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 161 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 118 (25)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 37 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 93 (93)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 34 (34)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 163 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (23)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (12)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 162 (29)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 117 (26)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 45 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 91 (91)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 36 (36)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 169 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (26)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 38 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 165 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (22)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 43 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (99)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (28)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 168 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 125 (23)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 39 (12)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 128 (128)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 167 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 125 (23)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 38 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 162 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 117 (19)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 39 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 169 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (24)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 39 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 102 (102)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 25 (25)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 168 (18)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 126 (18)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 39 (17)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 108 (108)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 19 (19)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 163 (22)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 116 (20)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 47 (15)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 173 (32)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 130 (31)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 37 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 99 (99)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 28 (28)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 166 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (23)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 44 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 165 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 122 (24)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 41 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 162 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 120 (23)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 36 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 170 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (22)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 37 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 105 (105)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 22 (22)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 170 (27)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (26)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 39 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 162 (26)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 119 (25)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 43 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 94 (94)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 33 (33)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 168 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (25)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 44 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 165 (23)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 122 (22)
Register-Only LCs          : 2 (0)
LUT/Register LCs           : 41 (13)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 172 (33)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (30)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 41 (11)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 156 (18)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 114 (18)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (10)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|
Logic Cells                : 169 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 127 (24)
Register-Only LCs          : 9 (0)
LUT/Register LCs           : 33 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 103 (103)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 24 (24)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 2 (2)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|
Logic Cells                : 166 (24)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 123 (23)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 37 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 100 (100)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 27 (27)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 3 (3)
LUT/Register LCs           : 5 (5)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|
Logic Cells                : 166 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (20)
Register-Only LCs          : 6 (0)
LUT/Register LCs           : 39 (12)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 129 (129)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 101 (101)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|
Logic Cells                : 161 (21)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 118 (21)
Register-Only LCs          : 5 (0)
LUT/Register LCs           : 38 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 5 (5)
LUT/Register LCs           : 3 (3)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|
Logic Cells                : 157 (19)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 115 (19)
Register-Only LCs          : 1 (0)
LUT/Register LCs           : 41 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 96 (96)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 31 (31)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|
Logic Cells                : 164 (25)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 121 (24)
Register-Only LCs          : 3 (0)
LUT/Register LCs           : 40 (9)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 97 (97)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 30 (30)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 2 (2)
LUT/Register LCs           : 6 (6)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 1 (1)
LUT/Register LCs           : 7 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|
Logic Cells                : 176 (40)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 128 (38)
Register-Only LCs          : 4 (0)
LUT/Register LCs           : 44 (7)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 90 (90)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 37 (37)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 4 (4)
LUT/Register LCs           : 4 (4)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |motor:motor_0x0|
Logic Cells                : 154 (13)
Dedicated Logic Registers  : 42 (0)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 111 (13)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 43 (14)
Full Hierarchy Name        : |MotorMatrixControl|motor:motor_0x0
Library Name               : work

Compilation Hierarchy Node :       |motor_fsm:fsm_motor|
Logic Cells                : 127 (127)
Dedicated Logic Registers  : 18 (18)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 98 (98)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 29 (29)
Full Hierarchy Name        : |MotorMatrixControl|motor:motor_0x0|motor_fsm:fsm_motor
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_decay|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:motor_0x0|register_data_width:reg_power_decay
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power_shift_amount|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:motor_0x0|register_data_width:reg_power_shift_amount
Library Name               : work

Compilation Hierarchy Node :       |register_data_width:reg_power|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|motor:motor_0x0|register_data_width:reg_power
Library Name               : work

Compilation Hierarchy Node :    |register_data_width:reg_command_data|
Logic Cells                : 32 (32)
Dedicated Logic Registers  : 32 (32)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 6 (6)
LUT/Register LCs           : 26 (26)
Full Hierarchy Name        : |MotorMatrixControl|register_data_width:reg_command_data
Library Name               : work

Compilation Hierarchy Node :    |temporizador:gerador_delay|
Logic Cells                : 52 (52)
Dedicated Logic Registers  : 32 (32)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 20 (20)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 32 (32)
Full Hierarchy Name        : |MotorMatrixControl|temporizador:gerador_delay
Library Name               : work

Compilation Hierarchy Node :    |timer_pwm:timer_8_bits|
Logic Cells                : 8 (8)
Dedicated Logic Registers  : 8 (8)
I/O Registers              : 0 (0)
Memory Bits                : 0
M4Ks                       : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
LUT-Only LCs               : 0 (0)
Register-Only LCs          : 0 (0)
LUT/Register LCs           : 8 (8)
Full Hierarchy Name        : |MotorMatrixControl|timer_pwm:timer_8_bits
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Delay Chain Summary                                                            ;
+--------------------------------------------------------------------------------+
Name                  : acknowledge
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : test
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : bistIn
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : readwrite[1]
Pin Type              : Input
Pad to Core 0         : (0) 170 ps
Pad to Core 1         : (0) 170 ps
Pad to Input Register : --
TCO                   : --

Name                  : readdata[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[16]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[17]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[18]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[19]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[20]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[21]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[22]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[23]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[24]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[25]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[26]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[27]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[28]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[29]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[30]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : readdata[31]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : interrupt
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : bistOut
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[0]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[1]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[2]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[3]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[4]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[5]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[6]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[7]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[8]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[9]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[10]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[11]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[12]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[13]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[14]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[15]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[16]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[17]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[18]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[19]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[20]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[21]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[22]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[23]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[24]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[25]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[26]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[27]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[28]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[29]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[30]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[31]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[32]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[33]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[34]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[35]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[36]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[37]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[38]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[39]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[40]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[41]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[42]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[43]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[44]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[45]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[46]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[47]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[48]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[49]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[50]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[51]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[52]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[53]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[54]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[55]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[56]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[57]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[58]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[59]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[60]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[61]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[62]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : motors_out[63]
Pin Type              : Output
Pad to Core 0         : --
Pad to Core 1         : --
Pad to Input Register : --
TCO                   : --

Name                  : clock
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : reset
Pin Type              : Input
Pad to Core 0         : (0) 171 ps
Pad to Core 1         : (0) 171 ps
Pad to Input Register : --
TCO                   : --

Name                  : enable
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[31]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : readwrite[0]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[30]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[29]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[28]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[27]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[26]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[25]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[24]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[7]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[11]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[10]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[9]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[8]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[13]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[12]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[15]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[14]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[23]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[19]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[20]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[22]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[18]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[17]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[16]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[21]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[6]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[5]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[4]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[3]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[2]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[1]
Pin Type              : Input
Pad to Core 0         : (6) 2523 ps
Pad to Core 1         : (6) 2523 ps
Pad to Input Register : --
TCO                   : --

Name                  : writedata[0]
Pin Type              : Input
Pad to Core 0         : (6) 2514 ps
Pad to Core 1         : (6) 2514 ps
Pad to Input Register : --
TCO                   : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------------------------------------+
Source Pin / Fanout : acknowledge
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : test
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : bistIn
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : readwrite[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : clock
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : reset
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout : enable
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - fsm_commands:commands_control|Selector0~0
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[31]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[31]~feeder
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : readwrite[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[31]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[30]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[29]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[28]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[27]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[26]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[25]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[24]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[23]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[22]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[21]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[20]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[19]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[18]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[17]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[16]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[14]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[13]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[11]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[10]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[8]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[7]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[6]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[3]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[2]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[1]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[0]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[30]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[30]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[29]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[29]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[28]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[28]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[27]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[27]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[26]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[26]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[25]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[25]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[24]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[24]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[7]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[7]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[11]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[11]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[10]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[10]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[9]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[9]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[8]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[8]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[13]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[13]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[12]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[12]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[15]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[15]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[14]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[14]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[23]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[23]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[19]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[19]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[20]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[20]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[22]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[22]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[18]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[18]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[17]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[17]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[16]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[16]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[21]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[21]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[6]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[6]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[5]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[5]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[4]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[4]
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[3]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[3]
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[2]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[2]~feeder
Pad To Core Index   : 1
Setting             : 6

Source Pin / Fanout : writedata[1]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[1]~feeder
Pad To Core Index   : 0
Setting             : 6

Source Pin / Fanout : writedata[0]
Pad To Core Index   :  
Setting             :  

Source Pin / Fanout :      - register_data_width:reg_command_data|current_state_reg[0]
Pad To Core Index   : 0
Setting             : 6
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Control Signals                                                                ;
+--------------------------------------------------------------------------------+
Name                      : clock
Location                  : PIN_P2
Fan-Out                   : 2771
Usage                     : Clock
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X53_Y19_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X53_Y18_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X53_Y19_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X47_Y17_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X41_Y17_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X41_Y17_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X48_Y13_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X48_Y10_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X49_Y13_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y13_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y13_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y13_N30
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X36_Y7_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X35_Y7_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y7_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X34_Y13_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y14_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y14_N20
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X35_Y8_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X32_Y8_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X31_Y8_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y15_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y15_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y15_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X21_Y13_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X23_Y13_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X22_Y13_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X25_Y17_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y17_N23
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y17_N30
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X20_Y18_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X22_Y18_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X19_Y18_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X20_Y17_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X27_Y17_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X27_Y17_N20
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|enable_power_decay~0
Location                  : LCCOMB_X22_Y20_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|enable_power_register~0
Location                  : LCCOMB_X21_Y20_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|enable_power_shift_amount~0
Location                  : LCCOMB_X22_Y20_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X33_Y23_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y19_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y19_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X49_Y19_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X51_Y19_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X50_Y19_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y19_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y19_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y19_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X51_Y15_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X53_Y15_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X50_Y15_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X46_Y17_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X42_Y17_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X42_Y17_N6
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X43_Y6_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X41_Y6_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X42_Y6_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y10_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y10_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y10_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X42_Y9_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X44_Y9_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X43_Y9_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y12_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y12_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y12_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X53_Y13_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X54_Y13_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X53_Y14_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X42_Y14_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y15_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y15_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X51_Y14_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X54_Y14_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X51_Y14_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y13_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y14_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y14_N10
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|enable_power_decay~0
Location                  : LCCOMB_X42_Y14_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|enable_power_register~0
Location                  : LCCOMB_X42_Y14_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|enable_power_shift_amount~0
Location                  : LCCOMB_X43_Y14_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y16_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y17_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y17_N10
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X49_Y17_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X48_Y17_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X48_Y17_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X47_Y17_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X43_Y17_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X43_Y17_N30
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X45_Y11_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X45_Y13_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X45_Y13_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y13_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y13_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y13_N6
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X37_Y9_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X37_Y9_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X36_Y9_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y11_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y14_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y14_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X32_Y10_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X35_Y10_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X32_Y10_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y10_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y13_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y13_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X21_Y16_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X21_Y14_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X21_Y16_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X27_Y16_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X34_Y17_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X34_Y17_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X21_Y19_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X21_Y19_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X22_Y19_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X25_Y19_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y19_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y19_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X20_Y21_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X21_Y20_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X20_Y21_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X29_Y21_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y21_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y21_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X48_Y14_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X48_Y14_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X49_Y14_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y14_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y14_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X40_Y14_N30
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X40_Y11_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X41_Y11_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X40_Y13_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y10_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y13_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y13_N10
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X33_Y11_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X37_Y11_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y11_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y11_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y11_N31
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y11_N6
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X21_Y15_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X22_Y15_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X21_Y15_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X28_Y15_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y15_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y15_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X23_Y21_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X21_Y17_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X21_Y21_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X31_Y22_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y22_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y22_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X27_Y21_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X25_Y21_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X29_Y21_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X27_Y20_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y20_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y20_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X30_Y25_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X29_Y25_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X29_Y25_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X36_Y23_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y23_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y23_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X40_Y7_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X41_Y7_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X41_Y7_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X37_Y10_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y10_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y10_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X34_Y13_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X34_Y13_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y9_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y9_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y12_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y12_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X25_Y14_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X24_Y14_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X28_Y14_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X28_Y12_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y14_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y14_N20
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X24_Y17_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X24_Y17_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X25_Y17_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X21_Y17_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X32_Y17_N19
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X32_Y17_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X28_Y21_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X25_Y21_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X29_Y22_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X31_Y22_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y20_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y20_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X29_Y28_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X29_Y28_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X32_Y28_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y21_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y21_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y21_N16
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X36_Y27_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X35_Y27_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X36_Y27_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X36_Y27_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y20_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y20_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X40_Y12_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X40_Y10_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X40_Y10_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y12_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y14_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y14_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X34_Y12_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X33_Y12_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X35_Y12_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y13_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X33_Y13_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X33_Y13_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X24_Y15_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X25_Y19_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X25_Y18_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X28_Y18_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X32_Y18_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X32_Y18_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X29_Y17_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X29_Y18_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X29_Y17_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X27_Y19_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X31_Y17_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X31_Y17_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X33_Y25_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X31_Y26_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X33_Y25_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X34_Y20_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X34_Y20_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X34_Y20_N0
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X36_Y28_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X36_Y29_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X36_Y28_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X36_Y24_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y24_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y24_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X37_Y28_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X42_Y28_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y28_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X36_Y25_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y25_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y25_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X44_Y14_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X44_Y13_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X44_Y14_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y18_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X42_Y18_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X42_Y18_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X29_Y16_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X29_Y15_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X29_Y16_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y16_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X32_Y16_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X32_Y16_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X34_Y14_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X29_Y14_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y14_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X37_Y16_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y16_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y16_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X31_Y19_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X32_Y20_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X32_Y19_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y19_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y19_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y19_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X37_Y26_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X36_Y26_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y26_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X37_Y27_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y23_N21
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y23_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X40_Y25_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X40_Y24_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X40_Y25_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y20_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y20_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X40_Y20_N12
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X44_Y28_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X42_Y28_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X44_Y28_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X44_Y27_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X36_Y22_N13
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X36_Y22_N6
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X43_Y16_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X47_Y16_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X43_Y16_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X48_Y15_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X44_Y17_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X44_Y17_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X34_Y16_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X33_Y18_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y16_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X34_Y18_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y16_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y16_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X34_Y21_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X35_Y22_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y21_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X35_Y22_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y18_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y18_N22
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X35_Y25_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X35_Y25_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X34_Y25_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X32_Y20_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y24_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y24_N4
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X37_Y24_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X38_Y25_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y24_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y23_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y22_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y22_N14
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X43_Y25_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X45_Y25_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X44_Y25_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y25_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y25_N5
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y25_N18
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X47_Y22_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X47_Y21_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X47_Y21_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y22_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X38_Y21_N9
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X38_Y21_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X42_Y16_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X43_Y18_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X40_Y18_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y18_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y18_N11
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X40_Y18_N6
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X40_Y16_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X37_Y16_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X37_Y16_N14
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y15_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y15_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y15_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X41_Y21_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X40_Y21_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X40_Y21_N30
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X38_Y20_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y20_N7
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y20_N30
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X42_Y21_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X43_Y21_N24
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X42_Y21_N2
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X41_Y21_N18
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X35_Y21_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X35_Y21_N8
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X44_Y20_N16
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X43_Y20_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X43_Y20_N12
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y17_N10
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y17_N17
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X40_Y17_N0
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X48_Y21_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X49_Y21_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X49_Y21_N26
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X40_Y19_N22
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X40_Y19_N29
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X40_Y19_N24
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0
Location                  : LCCOMB_X51_Y21_N8
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_register~0
Location                  : LCCOMB_X54_Y21_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0
Location                  : LCCOMB_X53_Y21_N28
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X49_Y21_N6
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y21_N1
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y21_N26
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|enable_power_decay~0
Location                  : LCCOMB_X55_Y19_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|enable_power_register~0
Location                  : LCCOMB_X54_Y20_N4
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|enable_power_shift_amount~0
Location                  : LCCOMB_X54_Y19_N20
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|motor_fsm:fsm_motor|WideOr5
Location                  : LCCOMB_X49_Y22_N0
Fan-Out                   : 8
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_zero_power
Location                  : LCFF_X37_Y19_N25
Fan-Out                   : 9
Usage                     : Sync. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : motor:motor_0x0|motor_fsm:fsm_motor|memory_element_states~0
Location                  : LCCOMB_X37_Y19_N2
Fan-Out                   : 10
Usage                     : Async. clear
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : readwrite[0]
Location                  : PIN_P23
Fan-Out                   : 32
Usage                     : Clock enable
Global                    : no
Global Resource Used      : --
Global Line Name          : --
Enable Signal Source Name : --

Name                      : reset
Location                  : PIN_P1
Fan-Out                   : 2123
Usage                     : Async. clear
Global                    : yes
Global Resource Used      : Global Clock
Global Line Name          : GCLK1
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                    ;
+--------------------------------------------------------------------------------+
Name                      : clock
Location                  : PIN_P2
Fan-Out                   : 2771
Global Resource Used      : Global Clock
Global Line Name          : GCLK3
Enable Signal Source Name : --

Name                      : reset
Location                  : PIN_P1
Fan-Out                   : 2123
Global Resource Used      : Global Clock
Global Line Name          : GCLK1
Enable Signal Source Name : --
+--------------------------------------------------------------------------------+



+-------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------+---------+
; fsm_commands:commands_control|WideOr9~0                                                                 ; 801     ;
; fsm_commands:commands_control|WideOr4~0                                                                 ; 796     ;
; fsm_commands:commands_control|WideOr2                                                                   ; 399     ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|Mux7~12                                                 ; 392     ;
; temporizador:gerador_delay|Equal0~10                                                                    ; 265     ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|Mux7~5                                                  ; 84      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|Mux7~4                                                  ; 84      ;
; fsm_commands:commands_control|WideOr3~0                                                                 ; 77      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|Mux5~3                                                  ; 72      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|Mux5~2                                                  ; 72      ;
; timer_pwm:timer_8_bits|current_timer[0]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[1]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[2]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[3]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[4]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[5]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[6]                                                                 ; 65      ;
; timer_pwm:timer_8_bits|current_timer[7]                                                                 ; 65      ;
; reset                                                                                                   ; 64      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|Equal6~4                                                ; 64      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|Equal5~4                                                ; 64      ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|Equal4~4                                                ; 64      ;
; register_data_width:reg_command_data|current_state_reg[0]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[1]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[2]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[3]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[4]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[5]                                               ; 64      ;
; register_data_width:reg_command_data|current_state_reg[6]                                               ; 64      ;
; fsm_commands:commands_control|WideOr4~2                                                                 ; 64      ;
; register_data_width:reg_command_data|current_state_reg[7]                                               ; 64      ;
; readwrite[0]                                                                                            ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|acknowledge_motor~0                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|acknowledge_motor~1                                     ; 32      ;
; motor:\motors_0xi:7:n_motors_0xi|acknowledge_motor~0                                                    ; 32      ;
; motor:\motors_ix0:7:n_motors_ix0|acknowledge_motor~2                                                    ; 32      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_decay             ; 25      ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_decay                            ; 25      ;
; motor:motor_0x0|motor_fsm:fsm_motor|current_state.sub_decay                                             ; 25      ;
; fsm_commands:commands_control|WideOr0~0                                                                 ; 19      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sub_shift_amount      ; 18      ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sub_shift_amount                     ; 18      ;
; motor:motor_0x0|motor_fsm:fsm_motor|current_state.sub_shift_amount                                      ; 18      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.sum_shift_amount      ; 17      ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.sum_shift_amount                     ; 17      ;
; motor:motor_0x0|motor_fsm:fsm_motor|current_state.sum_shift_amount                                      ; 17      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|Mux7~7                                                  ; 12      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|Mux7~6                                                  ; 12      ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0             ; 10      ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0                            ; 10      ;
; motor:motor_0x0|motor_fsm:fsm_motor|memory_element_states~0                                             ; 10      ;
; fsm_commands:commands_control|Selector8~1                                                               ; 9       ;
; fsm_commands:commands_control|Selector15~0                                                              ; 9       ;
; fsm_commands:commands_control|Selector13~0                                                              ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_zero_power         ; 9       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_state.be_equal_shift_amount ; 9       ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_zero_power                        ; 9       ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                ; 9       ;
; motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_zero_power                                         ; 9       ;
; motor:motor_0x0|motor_fsm:fsm_motor|current_state.be_equal_shift_amount                                 ; 9       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|Equal3~5                                                ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:3:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:3:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:3:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:2:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:2:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:2:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_decay~0                                    ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_shift_amount~0                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|enable_power_register~0                                 ; 8       ;
; motor:\motors_ix0:1:n_motors_ix0|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_ix0:1:n_motors_ix0|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_ix0:1:n_motors_ix0|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:7:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:7:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:7:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:6:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:6:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:6:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:5:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:5:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:5:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:4:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:4:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:4:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:3:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:3:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:3:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:2:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:2:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:2:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:\motors_0xi:1:n_motors_0xi|enable_power_decay~0                                                   ; 8       ;
; motor:\motors_0xi:1:n_motors_0xi|enable_power_shift_amount~0                                            ; 8       ;
; motor:\motors_0xi:1:n_motors_0xi|enable_power_register~0                                                ; 8       ;
; motor:motor_0x0|enable_power_decay~0                                                                    ; 8       ;
; motor:motor_0x0|enable_power_shift_amount~0                                                             ; 8       ;
; motor:motor_0x0|enable_power_register~0                                                                 ; 8       ;
; fsm_commands:commands_control|Selector6~0                                                               ; 8       ;
; fsm_commands:commands_control|WideOr4~1                                                                 ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|WideOr5                             ; 8       ;
; motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|WideOr5                                            ; 8       ;
; motor:motor_0x0|motor_fsm:fsm_motor|WideOr5                                                             ; 8       ;
; fsm_commands:commands_control|current_state.copy_to_next_col_decay                                      ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:7:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                   ; 8       ;
; motor:\motors_ix0:7:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                   ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:6:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                   ; 8       ;
; motor:\motors_ix0:6:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                   ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:5:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                   ; 8       ;
; motor:\motors_ix0:5:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                   ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:4:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[0]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[1]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[2]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[3]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[4]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[5]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[6]                                   ; 8       ;
; motor:\motors_ix0:4:n_motors_ix0|motor_fsm:fsm_motor|current_power[7]                                   ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:7:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:6:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:5:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:4:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[6]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor|current_power[7]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[0]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[1]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[2]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[3]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[4]                    ; 8       ;
; motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor|current_power[5]                    ; 8       ;
+---------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Other Routing Usage Summary                            ;
+-----------------------------+--------------------------+
; Other Routing Resource Type ; Usage                    ;
+-----------------------------+--------------------------+
; Block interconnects         ; 17,133 / 94,460 ( 18 % ) ;
; C16 interconnects           ; 126 / 3,315 ( 4 % )      ;
; C4 interconnects            ; 8,443 / 60,840 ( 14 % )  ;
; Direct links                ; 3,080 / 94,460 ( 3 % )   ;
; Global clocks               ; 2 / 16 ( 13 % )          ;
; Local interconnects         ; 4,039 / 33,216 ( 12 % )  ;
; R24 interconnects           ; 270 / 3,091 ( 9 % )      ;
; R4 interconnects            ; 10,972 / 81,294 ( 13 % ) ;
+-----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.85) ; Number of LABs  (Total = 707) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 3                             ;
; 3                                           ; 0                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 1                             ;
; 8                                           ; 24                            ;
; 9                                           ; 12                            ;
; 10                                          ; 7                             ;
; 11                                          ; 9                             ;
; 12                                          ; 11                            ;
; 13                                          ; 32                            ;
; 14                                          ; 31                            ;
; 15                                          ; 37                            ;
; 16                                          ; 528                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.31) ; Number of LABs  (Total = 707) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 304                           ;
; 1 Clock                            ; 363                           ;
; 1 Clock enable                     ; 155                           ;
; 1 Sync. clear                      ; 78                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 21                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.42) ; Number of LABs  (Total = 707) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 26                            ;
; 2                                            ; 71                            ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 5                             ;
; 6                                            ; 21                            ;
; 7                                            ; 10                            ;
; 8                                            ; 18                            ;
; 9                                            ; 74                            ;
; 10                                           ; 9                             ;
; 11                                           ; 9                             ;
; 12                                           ; 5                             ;
; 13                                           ; 12                            ;
; 14                                           ; 16                            ;
; 15                                           ; 64                            ;
; 16                                           ; 44                            ;
; 17                                           ; 46                            ;
; 18                                           ; 14                            ;
; 19                                           ; 8                             ;
; 20                                           ; 9                             ;
; 21                                           ; 19                            ;
; 22                                           ; 11                            ;
; 23                                           ; 23                            ;
; 24                                           ; 59                            ;
; 25                                           ; 18                            ;
; 26                                           ; 61                            ;
; 27                                           ; 11                            ;
; 28                                           ; 6                             ;
; 29                                           ; 12                            ;
; 30                                           ; 9                             ;
; 31                                           ; 7                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.93) ; Number of LABs  (Total = 707) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 60                            ;
; 2                                               ; 86                            ;
; 3                                               ; 15                            ;
; 4                                               ; 17                            ;
; 5                                               ; 23                            ;
; 6                                               ; 16                            ;
; 7                                               ; 30                            ;
; 8                                               ; 77                            ;
; 9                                               ; 81                            ;
; 10                                              ; 35                            ;
; 11                                              ; 22                            ;
; 12                                              ; 26                            ;
; 13                                              ; 19                            ;
; 14                                              ; 16                            ;
; 15                                              ; 14                            ;
; 16                                              ; 45                            ;
; 17                                              ; 17                            ;
; 18                                              ; 30                            ;
; 19                                              ; 18                            ;
; 20                                              ; 8                             ;
; 21                                              ; 2                             ;
; 22                                              ; 6                             ;
; 23                                              ; 8                             ;
; 24                                              ; 8                             ;
; 25                                              ; 13                            ;
; 26                                              ; 9                             ;
; 27                                              ; 3                             ;
; 28                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 23.09) ; Number of LABs  (Total = 707) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 3                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 29                            ;
; 16                                           ; 67                            ;
; 17                                           ; 7                             ;
; 18                                           ; 11                            ;
; 19                                           ; 45                            ;
; 20                                           ; 33                            ;
; 21                                           ; 52                            ;
; 22                                           ; 21                            ;
; 23                                           ; 22                            ;
; 24                                           ; 135                           ;
; 25                                           ; 21                            ;
; 26                                           ; 26                            ;
; 27                                           ; 36                            ;
; 28                                           ; 28                            ;
; 29                                           ; 42                            ;
; 30                                           ; 46                            ;
; 31                                           ; 28                            ;
; 32                                           ; 33                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "MotorsMatrixAvalonIP"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Critical Warning (169085): No exact pin location assignment(s) for 138 pins of 138 total pins
    Info (169086): Pin acknowledge not assigned to an exact location on the device
    Info (169086): Pin test not assigned to an exact location on the device
    Info (169086): Pin bistIn not assigned to an exact location on the device
    Info (169086): Pin readwrite[1] not assigned to an exact location on the device
    Info (169086): Pin readdata[0] not assigned to an exact location on the device
    Info (169086): Pin readdata[1] not assigned to an exact location on the device
    Info (169086): Pin readdata[2] not assigned to an exact location on the device
    Info (169086): Pin readdata[3] not assigned to an exact location on the device
    Info (169086): Pin readdata[4] not assigned to an exact location on the device
    Info (169086): Pin readdata[5] not assigned to an exact location on the device
    Info (169086): Pin readdata[6] not assigned to an exact location on the device
    Info (169086): Pin readdata[7] not assigned to an exact location on the device
    Info (169086): Pin readdata[8] not assigned to an exact location on the device
    Info (169086): Pin readdata[9] not assigned to an exact location on the device
    Info (169086): Pin readdata[10] not assigned to an exact location on the device
    Info (169086): Pin readdata[11] not assigned to an exact location on the device
    Info (169086): Pin readdata[12] not assigned to an exact location on the device
    Info (169086): Pin readdata[13] not assigned to an exact location on the device
    Info (169086): Pin readdata[14] not assigned to an exact location on the device
    Info (169086): Pin readdata[15] not assigned to an exact location on the device
    Info (169086): Pin readdata[16] not assigned to an exact location on the device
    Info (169086): Pin readdata[17] not assigned to an exact location on the device
    Info (169086): Pin readdata[18] not assigned to an exact location on the device
    Info (169086): Pin readdata[19] not assigned to an exact location on the device
    Info (169086): Pin readdata[20] not assigned to an exact location on the device
    Info (169086): Pin readdata[21] not assigned to an exact location on the device
    Info (169086): Pin readdata[22] not assigned to an exact location on the device
    Info (169086): Pin readdata[23] not assigned to an exact location on the device
    Info (169086): Pin readdata[24] not assigned to an exact location on the device
    Info (169086): Pin readdata[25] not assigned to an exact location on the device
    Info (169086): Pin readdata[26] not assigned to an exact location on the device
    Info (169086): Pin readdata[27] not assigned to an exact location on the device
    Info (169086): Pin readdata[28] not assigned to an exact location on the device
    Info (169086): Pin readdata[29] not assigned to an exact location on the device
    Info (169086): Pin readdata[30] not assigned to an exact location on the device
    Info (169086): Pin readdata[31] not assigned to an exact location on the device
    Info (169086): Pin interrupt not assigned to an exact location on the device
    Info (169086): Pin bistOut not assigned to an exact location on the device
    Info (169086): Pin motors_out[0] not assigned to an exact location on the device
    Info (169086): Pin motors_out[1] not assigned to an exact location on the device
    Info (169086): Pin motors_out[2] not assigned to an exact location on the device
    Info (169086): Pin motors_out[3] not assigned to an exact location on the device
    Info (169086): Pin motors_out[4] not assigned to an exact location on the device
    Info (169086): Pin motors_out[5] not assigned to an exact location on the device
    Info (169086): Pin motors_out[6] not assigned to an exact location on the device
    Info (169086): Pin motors_out[7] not assigned to an exact location on the device
    Info (169086): Pin motors_out[8] not assigned to an exact location on the device
    Info (169086): Pin motors_out[9] not assigned to an exact location on the device
    Info (169086): Pin motors_out[10] not assigned to an exact location on the device
    Info (169086): Pin motors_out[11] not assigned to an exact location on the device
    Info (169086): Pin motors_out[12] not assigned to an exact location on the device
    Info (169086): Pin motors_out[13] not assigned to an exact location on the device
    Info (169086): Pin motors_out[14] not assigned to an exact location on the device
    Info (169086): Pin motors_out[15] not assigned to an exact location on the device
    Info (169086): Pin motors_out[16] not assigned to an exact location on the device
    Info (169086): Pin motors_out[17] not assigned to an exact location on the device
    Info (169086): Pin motors_out[18] not assigned to an exact location on the device
    Info (169086): Pin motors_out[19] not assigned to an exact location on the device
    Info (169086): Pin motors_out[20] not assigned to an exact location on the device
    Info (169086): Pin motors_out[21] not assigned to an exact location on the device
    Info (169086): Pin motors_out[22] not assigned to an exact location on the device
    Info (169086): Pin motors_out[23] not assigned to an exact location on the device
    Info (169086): Pin motors_out[24] not assigned to an exact location on the device
    Info (169086): Pin motors_out[25] not assigned to an exact location on the device
    Info (169086): Pin motors_out[26] not assigned to an exact location on the device
    Info (169086): Pin motors_out[27] not assigned to an exact location on the device
    Info (169086): Pin motors_out[28] not assigned to an exact location on the device
    Info (169086): Pin motors_out[29] not assigned to an exact location on the device
    Info (169086): Pin motors_out[30] not assigned to an exact location on the device
    Info (169086): Pin motors_out[31] not assigned to an exact location on the device
    Info (169086): Pin motors_out[32] not assigned to an exact location on the device
    Info (169086): Pin motors_out[33] not assigned to an exact location on the device
    Info (169086): Pin motors_out[34] not assigned to an exact location on the device
    Info (169086): Pin motors_out[35] not assigned to an exact location on the device
    Info (169086): Pin motors_out[36] not assigned to an exact location on the device
    Info (169086): Pin motors_out[37] not assigned to an exact location on the device
    Info (169086): Pin motors_out[38] not assigned to an exact location on the device
    Info (169086): Pin motors_out[39] not assigned to an exact location on the device
    Info (169086): Pin motors_out[40] not assigned to an exact location on the device
    Info (169086): Pin motors_out[41] not assigned to an exact location on the device
    Info (169086): Pin motors_out[42] not assigned to an exact location on the device
    Info (169086): Pin motors_out[43] not assigned to an exact location on the device
    Info (169086): Pin motors_out[44] not assigned to an exact location on the device
    Info (169086): Pin motors_out[45] not assigned to an exact location on the device
    Info (169086): Pin motors_out[46] not assigned to an exact location on the device
    Info (169086): Pin motors_out[47] not assigned to an exact location on the device
    Info (169086): Pin motors_out[48] not assigned to an exact location on the device
    Info (169086): Pin motors_out[49] not assigned to an exact location on the device
    Info (169086): Pin motors_out[50] not assigned to an exact location on the device
    Info (169086): Pin motors_out[51] not assigned to an exact location on the device
    Info (169086): Pin motors_out[52] not assigned to an exact location on the device
    Info (169086): Pin motors_out[53] not assigned to an exact location on the device
    Info (169086): Pin motors_out[54] not assigned to an exact location on the device
    Info (169086): Pin motors_out[55] not assigned to an exact location on the device
    Info (169086): Pin motors_out[56] not assigned to an exact location on the device
    Info (169086): Pin motors_out[57] not assigned to an exact location on the device
    Info (169086): Pin motors_out[58] not assigned to an exact location on the device
    Info (169086): Pin motors_out[59] not assigned to an exact location on the device
    Info (169086): Pin motors_out[60] not assigned to an exact location on the device
    Info (169086): Pin motors_out[61] not assigned to an exact location on the device
    Info (169086): Pin motors_out[62] not assigned to an exact location on the device
    Info (169086): Pin motors_out[63] not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
    Info (169086): Pin enable not assigned to an exact location on the device
    Info (169086): Pin writedata[31] not assigned to an exact location on the device
    Info (169086): Pin readwrite[0] not assigned to an exact location on the device
    Info (169086): Pin writedata[30] not assigned to an exact location on the device
    Info (169086): Pin writedata[29] not assigned to an exact location on the device
    Info (169086): Pin writedata[28] not assigned to an exact location on the device
    Info (169086): Pin writedata[27] not assigned to an exact location on the device
    Info (169086): Pin writedata[26] not assigned to an exact location on the device
    Info (169086): Pin writedata[25] not assigned to an exact location on the device
    Info (169086): Pin writedata[24] not assigned to an exact location on the device
    Info (169086): Pin writedata[7] not assigned to an exact location on the device
    Info (169086): Pin writedata[11] not assigned to an exact location on the device
    Info (169086): Pin writedata[10] not assigned to an exact location on the device
    Info (169086): Pin writedata[9] not assigned to an exact location on the device
    Info (169086): Pin writedata[8] not assigned to an exact location on the device
    Info (169086): Pin writedata[13] not assigned to an exact location on the device
    Info (169086): Pin writedata[12] not assigned to an exact location on the device
    Info (169086): Pin writedata[15] not assigned to an exact location on the device
    Info (169086): Pin writedata[14] not assigned to an exact location on the device
    Info (169086): Pin writedata[23] not assigned to an exact location on the device
    Info (169086): Pin writedata[19] not assigned to an exact location on the device
    Info (169086): Pin writedata[20] not assigned to an exact location on the device
    Info (169086): Pin writedata[22] not assigned to an exact location on the device
    Info (169086): Pin writedata[18] not assigned to an exact location on the device
    Info (169086): Pin writedata[17] not assigned to an exact location on the device
    Info (169086): Pin writedata[16] not assigned to an exact location on the device
    Info (169086): Pin writedata[21] not assigned to an exact location on the device
    Info (169086): Pin writedata[6] not assigned to an exact location on the device
    Info (169086): Pin writedata[5] not assigned to an exact location on the device
    Info (169086): Pin writedata[4] not assigned to an exact location on the device
    Info (169086): Pin writedata[3] not assigned to an exact location on the device
    Info (169086): Pin writedata[2] not assigned to an exact location on the device
    Info (169086): Pin writedata[1] not assigned to an exact location on the device
    Info (169086): Pin writedata[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MotorsMatrixAvalonIP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node motor:motor_0x0|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:4:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:5:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:6:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_0xi:7:n_motors_0xi|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor|memory_element_states~0
        Info (176357): Destination node motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor|memory_element_states~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 136 (unused VREF, 3.3V VCCIO, 38 input, 98 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:35
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:26
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 9.81 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 98 output pins without output pin load capacitance assignment
    Info (306007): Pin "readdata[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "interrupt" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bistOut" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[36]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[37]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[38]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[39]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[40]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[41]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[42]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[43]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[44]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[45]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[46]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[47]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[48]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[49]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[50]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[51]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[52]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[53]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[54]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[55]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[56]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[57]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[58]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[59]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[60]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[61]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[62]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "motors_out[63]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:10
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file /home/cancian/University/Research_Projects/2016/Probolsas/repository/probolsas2016_substituicaosensorial/development/hardware/OwnIPCores/MotorsMatrixAvalonIP/output_files/MotorsMatrixAvalonIP.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 830 megabytes
    Info: Processing ended: Fri Oct 21 18:20:56 2016
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:01:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/cancian/University/Research_Projects/2016/Probolsas/repository/probolsas2016_substituicaosensorial/development/hardware/OwnIPCores/MotorsMatrixAvalonIP/output_files/MotorsMatrixAvalonIP.fit.smsg.


