{"vcs1":{"timestamp_begin":1727639426.747741245, "rt":1.66, "ut":0.50, "st":0.24}}
{"vcselab":{"timestamp_begin":1727639428.487572646, "rt":1.07, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1727639429.640732535, "rt":0.40, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639426.157884222}
{"VCS_COMP_START_TIME": 1727639426.157884222}
{"VCS_COMP_END_TIME": 1727639431.659825784}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_8_2 +notimingchecks"}
{"vcs1": {"peak_mem": 331100}}
{"stitch_vcselab": {"peak_mem": 223356}}
