$version Generated by VerilatedVcd $end
$date Wed Mar 28 18:58:03 2018
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  2 # i_aluop [1:0] $end
  $var wire  6 $ i_funct [5:0] $end
  $var wire  3 % o_alucontrol [2:0] $end
  $scope module v $end
   $var wire  2 # i_aluop [1:0] $end
   $var wire  6 $ i_funct [5:0] $end
   $var wire  3 % o_alucontrol [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#15
b00 #
b000000 $
b010 %
#25
#35
b01 #
b110 %
#45
b11 #
b010 %
#55
b100000 $
#65
b100010 $
b110 %
#75
b100101 $
b000 %
#85
b100100 $
b001 %
#95
b101010 $
b111 %
