#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Mar  4 22:03:17 2025
File "H:/PANGO_EDA/my_project/briey_ddr.v" has been added to project successfully. 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Identifier to is not declared
E: Parsing ERROR.
File "H:/PANGO_EDA/my_project/first_try/first_try.lcf" has been added to project successfully. 
Open IP Compiler ...
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
" .
W: Public-4026: Error occurs in third party tool. Error information is "libpng warning: iCCP: known incorrect sRGB profile
" .
C: Flow-2008: IP file modified: "H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Identifier to is not declared
E: Parsing ERROR.
C: Flow-2008: IP file modified: "H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Identifier to is not declared
E: Parsing ERROR.
IP Compiler exited.
Customize IP 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf' ...
IP Compiler exited.
Customize IP 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11091)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11090)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11092)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 43)] Identifier io_timerExternal_cleara is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 44)] Identifier io_timerExternal_ticka is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 45)] Identifier io_coreInterrupta is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 46)] Identifier io_asyncReseta is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 49)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 50)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 51)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 52)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 53)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 54)] Identifier gpio_led is not declared
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11106)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 46)] Identifier io_asyncReseta is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 49)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 50)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 51)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 52)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 53)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 54)] Identifier gpio_led is not declared
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11106)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 49)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 50)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 51)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 52)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 53)] Identifier gpio_led is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 54)] Identifier gpio_led is not declared
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11106)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11107)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11107)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 55)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 56)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 57)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 58)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 59)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 61)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 61)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 62)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 63)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 64)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 89)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 758)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 758)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 785)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 785)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 820)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 820)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 836)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 836)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 852)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 852)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 867)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 867)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 881)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 881)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 911)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 911)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 946)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 946)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 952)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 952)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 968)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 968)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 988)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 988)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1028)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1116)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1142)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1205)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1281)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1331)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1349)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3990)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3991)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3992)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3993)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3994)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3995)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3996)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3997)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3998)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3999)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4071)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4071)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4072)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4073)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4073)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4683)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11124)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 89)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 729)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 734)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 734)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 739)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 739)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 744)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 744)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 771)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 771)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 833)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 833)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 849)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 849)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 865)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 865)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 880)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 880)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 894)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 894)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 924)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 924)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 959)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 959)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 965)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 965)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 981)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 981)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1001)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1041)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1129)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1155)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1218)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1294)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1344)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1362)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4059)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4060)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4061)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4084)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4084)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4085)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4086)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4086)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11137)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 19)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 21)] Syntax error near input
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 89)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 729)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 732)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 732)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 738)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 738)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 743)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 743)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 770)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 770)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 832)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 832)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 848)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 848)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 864)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 864)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 879)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 879)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 893)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 893)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 923)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 923)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 958)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 958)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 964)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 964)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 980)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 980)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1000)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1040)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1128)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1154)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1217)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1293)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1343)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1361)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4059)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4060)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4084)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4085)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4085)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4695)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11136)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 17)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 19)] Syntax error near input
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 18)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11134)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 65)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11134)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 65)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 731)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 736)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 741)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 768)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 830)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 846)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 862)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 877)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 891)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 921)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 956)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 962)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 978)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 998)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4058)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4083)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11134)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 64)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 65)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 67)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 72)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 86)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 89)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 93)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 105)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 106)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 726)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 729)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 729)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 730)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 735)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 735)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 740)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 740)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 767)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 767)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 829)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 829)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 845)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 845)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 861)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 861)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 876)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 876)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 890)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 890)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 920)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 920)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 955)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 955)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 961)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 961)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 977)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 977)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 997)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 997)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1037)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1125)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1151)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1214)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1290)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1340)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1358)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3999)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4056)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4057)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4080)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4080)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4081)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4082)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4082)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4692)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11133)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 62)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 63)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 64)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 65)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 66)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 68)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 69)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 70)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 71)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 73)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 74)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 75)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 76)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 77)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 78)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Syntax error near =
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 79)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 80)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 81)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 82)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 83)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 84)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 85)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 87)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 88)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 89)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 90)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 91)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 92)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 94)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 95)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 96)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 97)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 98)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 99)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 100)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 101)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 102)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 103)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 104)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 107)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 108)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 109)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 110)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 111)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 112)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 113)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 114)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 115)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 116)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 117)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 118)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 119)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 120)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 121)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 122)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 124)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 125)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 126)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 127)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 128)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 129)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 130)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 131)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 132)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 134)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 135)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 136)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 137)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 138)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 139)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 140)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 141)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 142)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 143)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 144)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 145)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 146)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 147)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 148)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 150)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 151)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 152)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 153)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 154)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 155)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 156)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 157)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 158)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 159)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 160)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 161)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 162)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 163)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 164)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 165)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 166)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 167)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 168)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 169)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 170)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 171)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 172)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 173)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 174)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 175)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 176)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 177)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 178)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 179)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 180)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 181)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 182)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 183)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 184)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 185)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 186)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 187)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 188)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 189)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 190)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 191)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 192)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 193)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 194)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 195)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 196)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 197)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 198)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 199)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 200)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 201)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 202)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 203)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 204)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 205)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 206)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 207)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 208)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 209)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 210)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 211)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 213)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 214)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 215)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 216)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 217)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 218)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 219)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 220)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 221)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 222)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 223)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 224)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 225)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 226)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 227)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 228)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 229)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 230)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 231)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 232)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 233)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 234)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 235)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 236)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 237)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 238)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 239)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 240)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 241)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 242)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 243)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 244)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 245)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 246)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 247)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 248)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 249)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 250)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 251)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 252)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 253)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 254)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 255)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 256)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 257)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 258)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 259)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 260)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 261)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 262)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 263)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 264)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 265)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 266)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 267)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 268)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 269)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 270)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 271)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 272)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 273)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 274)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 275)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 276)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 277)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 278)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 279)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 280)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 281)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 282)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 283)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 284)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 285)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 286)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 287)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 289)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 290)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 291)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 292)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 293)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 294)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 295)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 296)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 297)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 298)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 299)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 300)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 301)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 302)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 303)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 304)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 305)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 306)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 307)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 308)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 309)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 310)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 311)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 312)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 313)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 314)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 315)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 316)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 317)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 318)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 319)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 320)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 321)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 322)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 323)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 324)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 325)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 326)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 327)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 328)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 329)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 330)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 331)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 332)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 333)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 334)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 335)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 336)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 337)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 339)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 340)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 341)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 342)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 343)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 344)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 345)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 346)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 347)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 348)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 349)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 350)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 351)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 352)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 353)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 354)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 355)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 357)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 358)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 359)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 360)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 361)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 362)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 363)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 364)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 365)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 366)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 367)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 368)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 369)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 370)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 371)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 372)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 373)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 374)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 375)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 376)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 377)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 378)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 379)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 380)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 381)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 382)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 383)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 384)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 385)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 386)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 387)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 388)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 389)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 390)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 391)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 392)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 393)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 394)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 395)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 396)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 397)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 398)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 399)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 400)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 401)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 402)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 403)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 404)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 405)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 406)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 407)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 408)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 410)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 411)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 412)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 413)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 414)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 415)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 416)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 417)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 418)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 419)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 420)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 421)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 422)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 423)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 424)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 425)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 426)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 427)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 428)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 429)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 430)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 431)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 432)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 433)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 434)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 435)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 436)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 437)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 438)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 439)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 440)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 441)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 442)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 443)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 444)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 445)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 446)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 447)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 448)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 449)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 450)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 451)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 452)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 453)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 454)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 455)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 456)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 457)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 458)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 459)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 460)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 461)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 462)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 463)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 464)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 465)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 466)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 467)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 468)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 469)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 470)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 471)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 472)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 473)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 474)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 475)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 476)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 477)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 488)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 489)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 490)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 491)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 492)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 493)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 494)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 495)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 496)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 497)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 498)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 499)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 500)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 501)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 502)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 503)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 504)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 505)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 506)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 507)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 508)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 509)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 510)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 511)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 512)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 513)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 514)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 515)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 516)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 517)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 518)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 519)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 520)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 521)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 522)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 523)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 524)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 525)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 526)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 527)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 528)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 529)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 530)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 531)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 532)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 533)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 534)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 535)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 536)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 537)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 538)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 539)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 540)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 541)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 542)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 543)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 544)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 545)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 546)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 547)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 548)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 549)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 550)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 551)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 552)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 553)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 554)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 555)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 556)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 557)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 558)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 559)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 560)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 561)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 562)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 563)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 564)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 565)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 566)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 567)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 568)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 569)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 570)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 571)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 572)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 573)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 574)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 575)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 576)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 577)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 578)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 579)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 580)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 581)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 582)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 583)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 584)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 585)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 586)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 587)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 588)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 589)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 590)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 591)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 592)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 593)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 594)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 595)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 596)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 597)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 598)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 599)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 600)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 601)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 602)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 603)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 604)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 605)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 606)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 607)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 608)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 609)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 610)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 611)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 612)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 613)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 614)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 615)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 616)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 617)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 618)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 619)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 620)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 621)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 622)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 623)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 624)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 625)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 626)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 627)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 628)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 629)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 630)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 631)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 632)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 633)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 634)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 635)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 636)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 637)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 638)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 639)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 640)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 641)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 642)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 643)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 644)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 645)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 646)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 647)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 648)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 649)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 650)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 651)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 652)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 653)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 654)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 655)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 656)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 657)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 658)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 659)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 660)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 661)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 662)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 663)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 664)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 665)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 666)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 667)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 668)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 669)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 670)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 671)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 672)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 673)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 674)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 675)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 676)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 677)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 678)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 679)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 680)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 681)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 682)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 683)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 684)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 685)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 686)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 689)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 692)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 694)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 695)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 696)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 697)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 698)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 699)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 700)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 701)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 702)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 703)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 704)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 705)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 706)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 707)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 708)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 709)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 710)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 711)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 712)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 713)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 714)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 715)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 716)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 717)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 718)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 719)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 720)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 721)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 722)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 723)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 724)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 725)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 727)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 728)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 733)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 738)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 738)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 765)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 765)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 792)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 792)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 827)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 827)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 843)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 843)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 859)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 859)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 874)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 874)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 888)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 888)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 918)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 918)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 953)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 953)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 959)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 959)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 975)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 975)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 995)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 995)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1035)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1123)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1123)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1149)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1149)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1212)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1212)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1288)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1288)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1338)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1338)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1356)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1356)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 1409)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3997)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3998)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 3999)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4000)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4001)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4002)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4003)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4004)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4005)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4006)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4007)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4008)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4009)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4010)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4011)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4012)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4013)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4014)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4015)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4016)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4017)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4018)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4019)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4020)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4021)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4022)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4023)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4024)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4025)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4026)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4027)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4028)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4029)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4030)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4031)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4032)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4033)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4034)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4035)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4036)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4037)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4038)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4039)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4040)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4041)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4042)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4043)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4044)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4045)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4046)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4047)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4048)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4049)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4050)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4051)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4052)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4053)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4054)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4055)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4078)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4078)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4079)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4080)] Syntax error near (
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4080)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4478)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4479)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4480)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4481)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4482)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4483)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4484)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4485)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4486)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4487)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4687)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4688)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Syntax error near assign
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4690)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4691)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 4693)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11131)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11131)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11131)] Syntax error near )
E: Verilog-4163: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11133)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11141)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11142)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11143)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11144)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11145)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11146)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11149)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 791)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 793)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 796)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 799)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 800)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 801)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 802)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 803)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 804)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 805)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 806)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 791)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 793)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 796)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 799)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 800)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 801)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 802)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 803)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 804)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 805)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 806)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 791)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 793)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 796)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 799)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 800)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 801)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 802)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 803)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 804)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 805)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 806)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 791)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 793)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 794)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 795)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 796)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 797)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 798)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 799)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 800)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 801)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 802)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 803)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 804)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 805)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 806)] Syntax error near )
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Syntax error near ddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11164)] Identifier to is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11212)] Syntax error near b
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11215)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11216)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11217)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11218)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11219)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11220)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11221)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11222)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11223)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11224)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11225)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11226)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11227)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11228)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11229)] Syntax error near )
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
W: Public-4009: File H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf already exists.
Open IP Compiler ...
IP Compiler exited.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11167)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11168)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11169)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11170)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11171)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11172)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11173)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11174)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11176)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11177)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11178)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11179)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11180)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11181)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11182)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11183)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11184)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11185)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11186)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11187)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11188)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11189)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11190)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11191)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11192)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11193)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11194)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11195)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11196)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11197)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11198)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11199)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11200)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11201)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11202)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11203)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11204)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11205)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11206)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11207)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11208)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11209)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11210)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11211)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11212)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11213)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11215)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11216)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11217)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11218)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11219)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11220)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11221)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11222)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11223)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11224)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11225)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11226)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11227)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11228)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4014: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11229)] Ordered and named port connection mixed of module instance myddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4123: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Could not resolve hierarchical name ref_clk
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11180)] Syntax error near [
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11182)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11183)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11184)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11185)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11186)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11187)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11188)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11189)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11190)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11191)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11192)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11193)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11194)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11195)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11196)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11197)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11198)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11199)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11200)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11201)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11202)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11203)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11204)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11205)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11206)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11207)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11208)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11209)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11210)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11211)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11212)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11213)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11215)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11216)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11217)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11218)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11219)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11220)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11221)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11222)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11223)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11224)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11225)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11226)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11227)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11228)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11229)] Syntax error near .
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11230)] Syntax error near )
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11166)] Syntax error near myddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11166)] Syntax error near DDR3_briey
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11166)] Syntax error near DDR3_briey
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11167)] Syntax error near myddr
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11156)] Identifier MEM_ROW_ADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11157)] Identifier MEM_BADDR_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11158)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11159)] Identifier MEM_DQS_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11160)] Identifier MEM_DQ_WIDTH is not declared
E: Verilog-4039: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11161)] Identifier MEM_DM_WIDTH is not declared
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11165)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.


Process "Synthesize" started.
Current time: Wed Mar  5 21:41:33 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/ddr_briey/ddr_briey.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11172)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.


Process "Synthesize" started.
Current time: Wed Mar  5 21:50:36 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/ddr_briey/ddr_briey.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11174)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Syntax error near myddr
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Syntax error near DDR3_briey
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Syntax error near DDR3_briey
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4094: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11174)] Continuous assignment target io_axi_arw_ready must be net type
E: Parsing ERROR.


Process "Synthesize" started.
Current time: Wed Mar  5 21:52:33 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/ddr_briey/ddr_briey.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11174)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11175)] Syntax error near myddr
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4005: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11174)] Syntax error near )
E: Parsing ERROR.
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11178)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11178)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11178)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "H:/PANGO_EDA/my_project/briey_ddr.v". 
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11176)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'


Process "Synthesize" started.
Current time: Wed Mar  5 21:53:42 2025
Compiling architecture definition.
Analyzing project file 'H:/PANGO_EDA/my_project/ddr_briey/ddr_briey.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Mar  5 22:31:47 2025
Parse module hierarchy of project 'H:/PANGO_EDA/my_project/ddr_briey/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4119: [H:/PANGO_EDA/my_project/briey_ddr.v(line number: 11176)] Referenced port name 'axi_wlast' was not defined in module 'DDR3_briey'
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.idf' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_ddrphy_top.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_tmpl.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_tmpl.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_tmpl.vhdl' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/DDR3_briey_tmpl.vhdl' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/example_design/bench/ddr3_tb/ddr_test_top_tb.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/example_design/bench/ddr3_tb/ddr_test_top_tb.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/example_design/rtl/test_ddr.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/example_design/rtl/test_ddr.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/generate.log' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/generate.log' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/ipsxb_rst_sync_v1_1.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v' to 'H:/PANGO_EDA/my_project/ddr_briey/ipcore/DDR3_briey/rtl/pll/ipsxb_ddrphy_pll_v1_0.v' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/run.log' to 'H:/PANGO_EDA/my_project/ddr_briey/run.log' failed.
W: Public-4027: Copy 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/run.log' to 'H:/PANGO_EDA/my_project/ddr_briey/synthesize/run.log' failed.
