Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado2024_1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_test_top_behav xil_defaultlib.RISCV_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'B' [D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Execution.v:44]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'PC4' [D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Datapath.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'Addr' [D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Memory_Access.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Agent_sv_3924725293
Compiling package std.std
Compiling module xil_defaultlib.RISCV_cb
Compiling module xil_defaultlib.RISCV_IO_default
Compiling module xil_defaultlib.RISCV_test_default
Compiling module xil_defaultlib.Main_Controller
Compiling module xil_defaultlib.Branch_Decision
Compiling module xil_defaultlib.ALU_SEL
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Mux2_to_1(DATA_WIDTH=16)
Compiling module xil_defaultlib.PC(ADDR_WIDTH=16)
Compiling module xil_defaultlib.Acc(DATA_WIDTH=16)
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.Instruction_Fetch
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Branch_Compare
Compiling module xil_defaultlib.Mux2_to_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Data_Memory(DMEM_DEPTH=1024)
Compiling module xil_defaultlib.Mux4_to_1
Compiling module xil_defaultlib.Memory_Access
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Top_Binding_default
Compiling module xil_defaultlib.RISCV_2
Compiling module xil_defaultlib.RISCV_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_test_top_behav
