#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x11f60d7f0 .scope module, "full_adder_tb" "full_adder_tb" 2 1;
 .timescale 0 0;
v0x11f624060_0 .var "a", 0 0;
v0x11f624130_0 .var "b", 0 0;
v0x11f624200_0 .var "c", 0 0;
v0x11f6242d0_0 .net "carry", 0 0, L_0x11f624870;  1 drivers
v0x11f624360_0 .net "sum", 0 0, L_0x11f624690;  1 drivers
S_0x11f60d960 .scope module, "add1" "full_adder" 2 5, 3 1 0, S_0x11f60d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0x11f624870 .functor OR 1, L_0x11f6244e0, L_0x11f624780, C4<0>, C4<0>;
v0x11f623aa0_0 .net "a", 0 0, v0x11f624060_0;  1 drivers
v0x11f623b40_0 .net "b", 0 0, v0x11f624130_0;  1 drivers
v0x11f623bf0_0 .net "c", 0 0, v0x11f624200_0;  1 drivers
v0x11f623cc0_0 .net "c1", 0 0, L_0x11f6244e0;  1 drivers
v0x11f623d70_0 .net "c2", 0 0, L_0x11f624780;  1 drivers
v0x11f623e40_0 .net "carry", 0 0, L_0x11f624870;  alias, 1 drivers
v0x11f623ed0_0 .net "s1", 0 0, L_0x11f624470;  1 drivers
v0x11f623fa0_0 .net "sum", 0 0, L_0x11f624690;  alias, 1 drivers
S_0x11f609d10 .scope module, "ha1" "half_adder" 3 6, 4 1 0, S_0x11f60d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x11f624470 .functor XOR 1, v0x11f624060_0, v0x11f624130_0, C4<0>, C4<0>;
L_0x11f6244e0 .functor AND 1, v0x11f624060_0, v0x11f624130_0, C4<1>, C4<1>;
v0x11f60a0d0_0 .net "a", 0 0, v0x11f624060_0;  alias, 1 drivers
v0x11f623330_0 .net "b", 0 0, v0x11f624130_0;  alias, 1 drivers
v0x11f6233d0_0 .net "carry", 0 0, L_0x11f6244e0;  alias, 1 drivers
v0x11f623480_0 .net "sum", 0 0, L_0x11f624470;  alias, 1 drivers
S_0x11f623580 .scope module, "ha2" "half_adder" 3 7, 4 1 0, S_0x11f60d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_0x11f624690 .functor XOR 1, L_0x11f624470, v0x11f624200_0, C4<0>, C4<0>;
L_0x11f624780 .functor AND 1, L_0x11f624470, v0x11f624200_0, C4<1>, C4<1>;
v0x11f6237b0_0 .net "a", 0 0, L_0x11f624470;  alias, 1 drivers
v0x11f623860_0 .net "b", 0 0, v0x11f624200_0;  alias, 1 drivers
v0x11f6238f0_0 .net "carry", 0 0, L_0x11f624780;  alias, 1 drivers
v0x11f6239a0_0 .net "sum", 0 0, L_0x11f624690;  alias, 1 drivers
    .scope S_0x11f60d7f0;
T_0 ;
    %vpi_call 2 9 "$monitor", "a = %b, b = %b, c = %b, sum = %b, carry = %b", v0x11f624060_0, v0x11f624130_0, v0x11f624200_0, v0x11f624360_0, v0x11f6242d0_0 {0 0 0};
    %vpi_call 2 10 "$dumpfile", "full_adder.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11f60d7f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f624200_0, 0, 1;
    %delay 1, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "full_adder.v";
    "half_adder.v";
