----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 05/15/2025 04:44:17 PM
-- Design Name: 
-- Module Name: Counter - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

ENTITY Counter IS
    PORT (
        D : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        Res : IN STD_LOGIC;
        Clk : IN STD_LOGIC;
        Q : OUT STD_LOGIC_VECTOR (3 DOWNTO 0));
END Counter;

ARCHITECTURE Behavioral OF Counter IS

    COMPONENT D_FF
        PORT (
            D : IN STD_LOGIC;
            Res : IN STD_LOGIC;
            En : IN STD_LOGIC;
            Clk : IN STD_LOGIC;
            Q : OUT STD_LOGIC);
    END COMPONENT;

BEGIN
    D_FF0 : D_FF
    PORT MAP
    (
        D => D(0),
        Res => Res,
        En => '1',
        Clk => Clk,
        Q => Q(0));

    D_FF1 : D_FF
    PORT MAP
    (
        D => D(1),
        Res => Res,
        En => '1',
        Clk => Clk,
        Q => Q(1));

    D_FF2 : D_FF
    PORT MAP
    (
        D => D(2),
        Res => Res,
        En => '1',
        Clk => Clk,
        Q => Q(2));

    D_FF3 : D_FF
    PORT MAP
    (
        D => D(3),
        Res => Res,
        En => '1',
        Clk => Clk,
        Q => Q(3));

END Behavioral;