/* Generated by Yosys 0.38 (git sha1 4ccebd097, gcc 11.2.1 -fPIC -Os) */

module GJC48(clk, reset_n, dma_req_in, dma_ack_out);
  input clk;
  output [3:0] dma_ack_out;
  input [3:0] dma_req_in;
  input reset_n;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire clk;
  wire [3:0] dma_ack_out;
  wire \dma_ack_reg[0] ;
  wire \dma_ack_reg[1] ;
  wire \dma_ack_reg[2] ;
  wire \dma_ack_reg[3] ;
  wire [3:0] dma_req_in;
  wire \dma_req_reg[0] ;
  wire \dma_req_reg[1] ;
  wire \dma_req_reg[2] ;
  wire \dma_req_reg[3] ;
  wire reset_n;
  DFFRE _11_ (
    .C(_00_),
    .D(\dma_ack_reg[0] ),
    .E(1'b1),
    .Q(_07_),
    .R(_06_)
  );
  DFFRE _12_ (
    .C(_00_),
    .D(\dma_ack_reg[1] ),
    .E(1'b1),
    .Q(_08_),
    .R(_06_)
  );
  DFFRE _13_ (
    .C(_00_),
    .D(\dma_ack_reg[2] ),
    .E(1'b1),
    .Q(_09_),
    .R(_06_)
  );
  DFFRE _14_ (
    .C(_00_),
    .D(\dma_ack_reg[3] ),
    .E(1'b1),
    .Q(_10_),
    .R(_06_)
  );
  DFFRE _15_ (
    .C(_00_),
    .D(_02_),
    .E(1'b1),
    .Q(\dma_req_reg[0] ),
    .R(_06_)
  );
  DFFRE _16_ (
    .C(_00_),
    .D(_03_),
    .E(1'b1),
    .Q(\dma_req_reg[1] ),
    .R(_06_)
  );
  DFFRE _17_ (
    .C(_00_),
    .D(_04_),
    .E(1'b1),
    .Q(\dma_req_reg[2] ),
    .R(_06_)
  );
  DFFRE _18_ (
    .C(_00_),
    .D(_05_),
    .E(1'b1),
    .Q(\dma_req_reg[3] ),
    .R(_06_)
  );
  CLK_BUF _19_ (
    .I(_01_),
    .O(_00_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _20_ (
    .EN(1'b1),
    .I(clk),
    .O(_01_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _21_ (
    .EN(1'b1),
    .I(dma_req_in[0]),
    .O(_02_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _22_ (
    .EN(1'b1),
    .I(dma_req_in[1]),
    .O(_03_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _23_ (
    .EN(1'b1),
    .I(dma_req_in[2]),
    .O(_04_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _24_ (
    .EN(1'b1),
    .I(dma_req_in[3]),
    .O(_05_)
  );
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _25_ (
    .EN(1'b1),
    .I(reset_n),
    .O(_06_)
  );
  O_BUFT _26_ (
    .I(_07_),
    .O(dma_ack_out[0]),
    .T(1'b1)
  );
  O_BUFT _27_ (
    .I(_08_),
    .O(dma_ack_out[1]),
    .T(1'b1)
  );
  O_BUFT _28_ (
    .I(_09_),
    .O(dma_ack_out[2]),
    .T(1'b1)
  );
  O_BUFT _29_ (
    .I(_10_),
    .O(dma_ack_out[3]),
    .T(1'b1)
  );
  SOC_FPGA_INTF_DMA dma_inst (
    .DMA_ACK({ \dma_ack_reg[3] , \dma_ack_reg[2] , \dma_ack_reg[1] , \dma_ack_reg[0]  }),
    .DMA_CLK(_01_),
    .DMA_REQ({ \dma_req_reg[3] , \dma_req_reg[2] , \dma_req_reg[1] , \dma_req_reg[0]  }),
    .DMA_RST_N(_06_)
  );
endmodule
