#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fced9f346b0 .scope module, "full_adder_dff_16bits_tb" "full_adder_dff_16bits_tb" 2 5;
 .timescale -9 -9;
v0x7fced9f532e0_0 .var "a", 15 0;
v0x7fced9f533b0_0 .var "b", 15 0;
v0x7fced9f53440_0 .var "clk", 0 0;
v0x7fced9f53510_0 .var/i "err", 31 0;
v0x7fced9f535a0_0 .var/i "i", 31 0;
v0x7fced9f53670_0 .var/i "j", 31 0;
v0x7fced9f53720 .array "mat_a_input", 99 0, 15 0;
v0x7fced9f537c0 .array "mat_b_input", 99 0, 15 0;
v0x7fced9f53860_0 .var "mat_sum", 16 0;
v0x7fced9f53970 .array "mat_sum_output", 99 0, 16 0;
v0x7fced9f53a10_0 .var "reset", 0 0;
v0x7fced9f53ac0_0 .net "sum", 16 0, v0x7fced9f530d0_0;  1 drivers
S_0x7fced9f2bdd0 .scope module, "gate" "full_adder_dff_16bits" 2 17, 3 4 0, S_0x7fced9f346b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 17 "unnamed"
    .port_info 1 /INPUT 16 "unnamed"
    .port_info 2 /INPUT 16 "unnamed"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
v0x7fced9f52b40_0 .net "a", 15 0, v0x7fced9f532e0_0;  1 drivers
v0x7fced9f52c00_0 .var "a_q", 15 0;
v0x7fced9f52ca0_0 .net "b", 15 0, v0x7fced9f533b0_0;  1 drivers
v0x7fced9f52d50_0 .var "b_q", 15 0;
L_0x7fced0040008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced9f52e10_0 .net "c_in", 0 0, L_0x7fced0040008;  1 drivers
v0x7fced9f52ee0_0 .var "c_in_ff", 0 0;
v0x7fced9f52fb0_0 .net "clk", 0 0, v0x7fced9f53440_0;  1 drivers
v0x7fced9f53040_0 .net "reset", 0 0, v0x7fced9f53a10_0;  1 drivers
v0x7fced9f530d0_0 .var "sum", 16 0;
v0x7fced9f531e0_0 .net "sum_d", 16 0, L_0x7fced9f5ac70;  1 drivers
E_0x7fced9f3fe80 .event negedge, v0x7fced9f52fb0_0;
S_0x7fced9f33040 .scope module, "fa16" "full_adder_16bits" 3 17, 4 4 0, S_0x7fced9f2bdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 17 "unnamed"
    .port_info 1 /INPUT 16 "unnamed"
    .port_info 2 /INPUT 16 "unnamed"
    .port_info 3 /INPUT 1 "c_in"
v0x7fced9f52790_0 .net "a", 15 0, v0x7fced9f52c00_0;  1 drivers
v0x7fced9f52830_0 .net "b", 15 0, v0x7fced9f52d50_0;  1 drivers
v0x7fced9f528d0_0 .net "c", 14 0, L_0x7fced9f59f70;  1 drivers
v0x7fced9f52970_0 .net "c_in", 0 0, v0x7fced9f52ee0_0;  1 drivers
v0x7fced9f52a20_0 .net "sum", 16 0, L_0x7fced9f5ac70;  alias, 1 drivers
L_0x7fced9f54050 .part v0x7fced9f52c00_0, 0, 1;
L_0x7fced9f54130 .part v0x7fced9f52d50_0, 0, 1;
L_0x7fced9f54690 .part v0x7fced9f52c00_0, 1, 1;
L_0x7fced9f54730 .part v0x7fced9f52d50_0, 1, 1;
L_0x7fced9f547d0 .part L_0x7fced9f59f70, 0, 1;
L_0x7fced9f54d60 .part v0x7fced9f52c00_0, 2, 1;
L_0x7fced9f54e80 .part v0x7fced9f52d50_0, 2, 1;
L_0x7fced9f54fa0 .part L_0x7fced9f59f70, 1, 1;
L_0x7fced9f554a0 .part v0x7fced9f52c00_0, 3, 1;
L_0x7fced9f55590 .part v0x7fced9f52d50_0, 3, 1;
L_0x7fced9f55630 .part L_0x7fced9f59f70, 2, 1;
L_0x7fced9f55b50 .part v0x7fced9f52c00_0, 4, 1;
L_0x7fced9f55bf0 .part v0x7fced9f52d50_0, 4, 1;
L_0x7fced9f55d00 .part L_0x7fced9f59f70, 3, 1;
L_0x7fced9f56220 .part v0x7fced9f52c00_0, 5, 1;
L_0x7fced9f56340 .part v0x7fced9f52d50_0, 5, 1;
L_0x7fced9f563e0 .part L_0x7fced9f59f70, 4, 1;
L_0x7fced9f568c0 .part v0x7fced9f52c00_0, 6, 1;
L_0x7fced9f56a60 .part v0x7fced9f52d50_0, 6, 1;
L_0x7fced9f56ca0 .part L_0x7fced9f59f70, 5, 1;
L_0x7fced9f57060 .part v0x7fced9f52c00_0, 7, 1;
L_0x7fced9f56c00 .part v0x7fced9f52d50_0, 7, 1;
L_0x7fced9f571b0 .part L_0x7fced9f59f70, 6, 1;
L_0x7fced9f57700 .part v0x7fced9f52c00_0, 8, 1;
L_0x7fced9f577a0 .part v0x7fced9f52d50_0, 8, 1;
L_0x7fced9f57910 .part L_0x7fced9f59f70, 7, 1;
L_0x7fced9f57e30 .part v0x7fced9f52c00_0, 9, 1;
L_0x7fced9f57fb0 .part v0x7fced9f52d50_0, 9, 1;
L_0x7fced9f58050 .part L_0x7fced9f59f70, 8, 1;
L_0x7fced9f584e0 .part v0x7fced9f52c00_0, 10, 1;
L_0x7fced9f58580 .part v0x7fced9f52d50_0, 10, 1;
L_0x7fced9f58720 .part L_0x7fced9f59f70, 9, 1;
L_0x7fced9f58b70 .part v0x7fced9f52c00_0, 11, 1;
L_0x7fced9f58620 .part v0x7fced9f52d50_0, 11, 1;
L_0x7fced9f58d20 .part L_0x7fced9f59f70, 10, 1;
L_0x7fced9f59220 .part v0x7fced9f52c00_0, 12, 1;
L_0x7fced9f592c0 .part v0x7fced9f52d50_0, 12, 1;
L_0x7fced9f58dc0 .part L_0x7fced9f59f70, 11, 1;
L_0x7fced9f598c0 .part v0x7fced9f52c00_0, 13, 1;
L_0x7fced9f59360 .part v0x7fced9f52d50_0, 13, 1;
L_0x7fced9f59aa0 .part L_0x7fced9f59f70, 12, 1;
LS_0x7fced9f59f70_0_0 .concat8 [ 1 1 1 1], L_0x7fced9f53f30, L_0x7fced9f54550, L_0x7fced9f54c20, L_0x7fced9f55360;
LS_0x7fced9f59f70_0_4 .concat8 [ 1 1 1 1], L_0x7fced9f55a10, L_0x7fced9f560e0, L_0x7fced9f56780, L_0x7fced9f56f20;
LS_0x7fced9f59f70_0_8 .concat8 [ 1 1 1 1], L_0x7fced9f575c0, L_0x7fced9f57cf0, L_0x7fced9f583a0, L_0x7fced9f58a30;
LS_0x7fced9f59f70_0_12 .concat8 [ 1 1 1 0], L_0x7fced9f590e0, L_0x7fced9f59780, L_0x7fced9f59e30;
L_0x7fced9f59f70 .concat8 [ 4 4 4 3], LS_0x7fced9f59f70_0_0, LS_0x7fced9f59f70_0_4, LS_0x7fced9f59f70_0_8, LS_0x7fced9f59f70_0_12;
L_0x7fced9f5a450 .part v0x7fced9f52c00_0, 14, 1;
L_0x7fced9f56960 .part v0x7fced9f52d50_0, 14, 1;
L_0x7fced9f56b00 .part L_0x7fced9f59f70, 13, 1;
LS_0x7fced9f5ac70_0_0 .concat8 [ 1 1 1 1], L_0x7fced9f53d50, L_0x7fced9f54390, L_0x7fced9f54a80, L_0x7fced9f551a0;
LS_0x7fced9f5ac70_0_4 .concat8 [ 1 1 1 1], L_0x7fced9f55890, L_0x7fced9f55f40, L_0x7fced9f56600, L_0x7fced9f56d80;
LS_0x7fced9f5ac70_0_8 .concat8 [ 1 1 1 1], L_0x7fced9f57420, L_0x7fced9f57b50, L_0x7fced9f58220, L_0x7fced9f588b0;
LS_0x7fced9f5ac70_0_12 .concat8 [ 1 1 1 1], L_0x7fced9f58f60, L_0x7fced9f595e0, L_0x7fced9f59c90, L_0x7fced9f59c20;
LS_0x7fced9f5ac70_0_16 .concat8 [ 1 0 0 0], L_0x7fced9f5a7e0;
LS_0x7fced9f5ac70_1_0 .concat8 [ 4 4 4 4], LS_0x7fced9f5ac70_0_0, LS_0x7fced9f5ac70_0_4, LS_0x7fced9f5ac70_0_8, LS_0x7fced9f5ac70_0_12;
LS_0x7fced9f5ac70_1_4 .concat8 [ 1 0 0 0], LS_0x7fced9f5ac70_0_16;
L_0x7fced9f5ac70 .concat8 [ 16 1 0 0], LS_0x7fced9f5ac70_1_0, LS_0x7fced9f5ac70_1_4;
L_0x7fced9f5b1e0 .part v0x7fced9f52c00_0, 15, 1;
L_0x7fced9f5aa50 .part v0x7fced9f52d50_0, 15, 1;
L_0x7fced9f5aaf0 .part L_0x7fced9f59f70, 14, 1;
S_0x7fced9f30360 .scope module, "fa0" "full_adder_1bit" 4 12, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f53b50 .functor XOR 1, L_0x7fced9f54050, L_0x7fced9f54130, C4<0>, C4<0>;
L_0x7fced9f53c20 .functor AND 1, L_0x7fced9f54050, L_0x7fced9f54130, C4<1>, C4<1>;
L_0x7fced9f53d50 .functor XOR 1, L_0x7fced9f53b50, v0x7fced9f52ee0_0, C4<0>, C4<0>;
L_0x7fced9f53e00 .functor AND 1, L_0x7fced9f53b50, v0x7fced9f52ee0_0, C4<1>, C4<1>;
L_0x7fced9f53f30 .functor XOR 1, L_0x7fced9f53e00, L_0x7fced9f53c20, C4<0>, C4<0>;
v0x7fced9f3fc90_0 .net "a", 0 0, L_0x7fced9f54050;  1 drivers
v0x7fced9f4aae0_0 .net "b", 0 0, L_0x7fced9f54130;  1 drivers
v0x7fced9f4ab80_0 .net "c1", 0 0, L_0x7fced9f53c20;  1 drivers
v0x7fced9f4ac30_0 .net "c_in", 0 0, v0x7fced9f52ee0_0;  alias, 1 drivers
v0x7fced9f4acd0_0 .net "c_out", 0 0, L_0x7fced9f53f30;  1 drivers
v0x7fced9f4adb0_0 .net "s1", 0 0, L_0x7fced9f53b50;  1 drivers
v0x7fced9f4ae50_0 .net "s2", 0 0, L_0x7fced9f53e00;  1 drivers
v0x7fced9f4aef0_0 .net "sum", 0 0, L_0x7fced9f53d50;  1 drivers
S_0x7fced9f4b010 .scope module, "fa1" "full_adder_1bit" 4 13, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f54210 .functor XOR 1, L_0x7fced9f54690, L_0x7fced9f54730, C4<0>, C4<0>;
L_0x7fced9f54280 .functor AND 1, L_0x7fced9f54690, L_0x7fced9f54730, C4<1>, C4<1>;
L_0x7fced9f54390 .functor XOR 1, L_0x7fced9f54210, L_0x7fced9f547d0, C4<0>, C4<0>;
L_0x7fced9f54460 .functor AND 1, L_0x7fced9f54210, L_0x7fced9f547d0, C4<1>, C4<1>;
L_0x7fced9f54550 .functor XOR 1, L_0x7fced9f54460, L_0x7fced9f54280, C4<0>, C4<0>;
v0x7fced9f4b240_0 .net "a", 0 0, L_0x7fced9f54690;  1 drivers
v0x7fced9f4b2d0_0 .net "b", 0 0, L_0x7fced9f54730;  1 drivers
v0x7fced9f4b370_0 .net "c1", 0 0, L_0x7fced9f54280;  1 drivers
v0x7fced9f4b420_0 .net "c_in", 0 0, L_0x7fced9f547d0;  1 drivers
v0x7fced9f4b4c0_0 .net "c_out", 0 0, L_0x7fced9f54550;  1 drivers
v0x7fced9f4b5a0_0 .net "s1", 0 0, L_0x7fced9f54210;  1 drivers
v0x7fced9f4b640_0 .net "s2", 0 0, L_0x7fced9f54460;  1 drivers
v0x7fced9f4b6e0_0 .net "sum", 0 0, L_0x7fced9f54390;  1 drivers
S_0x7fced9f4b800 .scope module, "fa10" "full_adder_1bit" 4 22, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f57840 .functor XOR 1, L_0x7fced9f584e0, L_0x7fced9f58580, C4<0>, C4<0>;
L_0x7fced9f57ed0 .functor AND 1, L_0x7fced9f584e0, L_0x7fced9f58580, C4<1>, C4<1>;
L_0x7fced9f58220 .functor XOR 1, L_0x7fced9f57840, L_0x7fced9f58720, C4<0>, C4<0>;
L_0x7fced9f582d0 .functor AND 1, L_0x7fced9f57840, L_0x7fced9f58720, C4<1>, C4<1>;
L_0x7fced9f583a0 .functor XOR 1, L_0x7fced9f582d0, L_0x7fced9f57ed0, C4<0>, C4<0>;
v0x7fced9f4ba30_0 .net "a", 0 0, L_0x7fced9f584e0;  1 drivers
v0x7fced9f4bad0_0 .net "b", 0 0, L_0x7fced9f58580;  1 drivers
v0x7fced9f4bb70_0 .net "c1", 0 0, L_0x7fced9f57ed0;  1 drivers
v0x7fced9f4bc20_0 .net "c_in", 0 0, L_0x7fced9f58720;  1 drivers
v0x7fced9f4bcc0_0 .net "c_out", 0 0, L_0x7fced9f583a0;  1 drivers
v0x7fced9f4bda0_0 .net "s1", 0 0, L_0x7fced9f57840;  1 drivers
v0x7fced9f4be40_0 .net "s2", 0 0, L_0x7fced9f582d0;  1 drivers
v0x7fced9f4bee0_0 .net "sum", 0 0, L_0x7fced9f58220;  1 drivers
S_0x7fced9f4c000 .scope module, "fa11" "full_adder_1bit" 4 23, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f587c0 .functor XOR 1, L_0x7fced9f58b70, L_0x7fced9f58620, C4<0>, C4<0>;
L_0x7fced9f58110 .functor AND 1, L_0x7fced9f58b70, L_0x7fced9f58620, C4<1>, C4<1>;
L_0x7fced9f588b0 .functor XOR 1, L_0x7fced9f587c0, L_0x7fced9f58d20, C4<0>, C4<0>;
L_0x7fced9f58960 .functor AND 1, L_0x7fced9f587c0, L_0x7fced9f58d20, C4<1>, C4<1>;
L_0x7fced9f58a30 .functor XOR 1, L_0x7fced9f58960, L_0x7fced9f58110, C4<0>, C4<0>;
v0x7fced9f4c230_0 .net "a", 0 0, L_0x7fced9f58b70;  1 drivers
v0x7fced9f4c2c0_0 .net "b", 0 0, L_0x7fced9f58620;  1 drivers
v0x7fced9f4c360_0 .net "c1", 0 0, L_0x7fced9f58110;  1 drivers
v0x7fced9f4c410_0 .net "c_in", 0 0, L_0x7fced9f58d20;  1 drivers
v0x7fced9f4c4b0_0 .net "c_out", 0 0, L_0x7fced9f58a30;  1 drivers
v0x7fced9f4c590_0 .net "s1", 0 0, L_0x7fced9f587c0;  1 drivers
v0x7fced9f4c630_0 .net "s2", 0 0, L_0x7fced9f58960;  1 drivers
v0x7fced9f4c6d0_0 .net "sum", 0 0, L_0x7fced9f588b0;  1 drivers
S_0x7fced9f4c7f0 .scope module, "fa12" "full_adder_1bit" 4 24, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f58c10 .functor XOR 1, L_0x7fced9f59220, L_0x7fced9f592c0, C4<0>, C4<0>;
L_0x7fced9f58c80 .functor AND 1, L_0x7fced9f59220, L_0x7fced9f592c0, C4<1>, C4<1>;
L_0x7fced9f58f60 .functor XOR 1, L_0x7fced9f58c10, L_0x7fced9f58dc0, C4<0>, C4<0>;
L_0x7fced9f59010 .functor AND 1, L_0x7fced9f58c10, L_0x7fced9f58dc0, C4<1>, C4<1>;
L_0x7fced9f590e0 .functor XOR 1, L_0x7fced9f59010, L_0x7fced9f58c80, C4<0>, C4<0>;
v0x7fced9f4ca60_0 .net "a", 0 0, L_0x7fced9f59220;  1 drivers
v0x7fced9f4caf0_0 .net "b", 0 0, L_0x7fced9f592c0;  1 drivers
v0x7fced9f4cb90_0 .net "c1", 0 0, L_0x7fced9f58c80;  1 drivers
v0x7fced9f4cc20_0 .net "c_in", 0 0, L_0x7fced9f58dc0;  1 drivers
v0x7fced9f4ccc0_0 .net "c_out", 0 0, L_0x7fced9f590e0;  1 drivers
v0x7fced9f4cda0_0 .net "s1", 0 0, L_0x7fced9f58c10;  1 drivers
v0x7fced9f4ce40_0 .net "s2", 0 0, L_0x7fced9f59010;  1 drivers
v0x7fced9f4cee0_0 .net "sum", 0 0, L_0x7fced9f58f60;  1 drivers
S_0x7fced9f4d000 .scope module, "fa13" "full_adder_1bit" 4 25, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f58e60 .functor XOR 1, L_0x7fced9f598c0, L_0x7fced9f59360, C4<0>, C4<0>;
L_0x7fced9f594b0 .functor AND 1, L_0x7fced9f598c0, L_0x7fced9f59360, C4<1>, C4<1>;
L_0x7fced9f595e0 .functor XOR 1, L_0x7fced9f58e60, L_0x7fced9f59aa0, C4<0>, C4<0>;
L_0x7fced9f59690 .functor AND 1, L_0x7fced9f58e60, L_0x7fced9f59aa0, C4<1>, C4<1>;
L_0x7fced9f59780 .functor XOR 1, L_0x7fced9f59690, L_0x7fced9f594b0, C4<0>, C4<0>;
v0x7fced9f4d230_0 .net "a", 0 0, L_0x7fced9f598c0;  1 drivers
v0x7fced9f4d2c0_0 .net "b", 0 0, L_0x7fced9f59360;  1 drivers
v0x7fced9f4d360_0 .net "c1", 0 0, L_0x7fced9f594b0;  1 drivers
v0x7fced9f4d410_0 .net "c_in", 0 0, L_0x7fced9f59aa0;  1 drivers
v0x7fced9f4d4b0_0 .net "c_out", 0 0, L_0x7fced9f59780;  1 drivers
v0x7fced9f4d590_0 .net "s1", 0 0, L_0x7fced9f58e60;  1 drivers
v0x7fced9f4d630_0 .net "s2", 0 0, L_0x7fced9f59690;  1 drivers
v0x7fced9f4d6d0_0 .net "sum", 0 0, L_0x7fced9f595e0;  1 drivers
S_0x7fced9f4d7f0 .scope module, "fa14" "full_adder_1bit" 4 26, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f59400 .functor XOR 1, L_0x7fced9f5a450, L_0x7fced9f56960, C4<0>, C4<0>;
L_0x7fced9f59960 .functor AND 1, L_0x7fced9f5a450, L_0x7fced9f56960, C4<1>, C4<1>;
L_0x7fced9f59c90 .functor XOR 1, L_0x7fced9f59400, L_0x7fced9f56b00, C4<0>, C4<0>;
L_0x7fced9f59d40 .functor AND 1, L_0x7fced9f59400, L_0x7fced9f56b00, C4<1>, C4<1>;
L_0x7fced9f59e30 .functor XOR 1, L_0x7fced9f59d40, L_0x7fced9f59960, C4<0>, C4<0>;
v0x7fced9f4da20_0 .net "a", 0 0, L_0x7fced9f5a450;  1 drivers
v0x7fced9f4dab0_0 .net "b", 0 0, L_0x7fced9f56960;  1 drivers
v0x7fced9f4db50_0 .net "c1", 0 0, L_0x7fced9f59960;  1 drivers
v0x7fced9f4dc00_0 .net "c_in", 0 0, L_0x7fced9f56b00;  1 drivers
v0x7fced9f4dca0_0 .net "c_out", 0 0, L_0x7fced9f59e30;  1 drivers
v0x7fced9f4dd80_0 .net "s1", 0 0, L_0x7fced9f59400;  1 drivers
v0x7fced9f4de20_0 .net "s2", 0 0, L_0x7fced9f59d40;  1 drivers
v0x7fced9f4dec0_0 .net "sum", 0 0, L_0x7fced9f59c90;  1 drivers
S_0x7fced9f4dfe0 .scope module, "fa15" "full_adder_1bit" 4 27, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f59b40 .functor XOR 1, L_0x7fced9f5b1e0, L_0x7fced9f5aa50, C4<0>, C4<0>;
L_0x7fced9f59bb0 .functor AND 1, L_0x7fced9f5b1e0, L_0x7fced9f5aa50, C4<1>, C4<1>;
L_0x7fced9f59c20 .functor XOR 1, L_0x7fced9f59b40, L_0x7fced9f5aaf0, C4<0>, C4<0>;
L_0x7fced9f5a730 .functor AND 1, L_0x7fced9f59b40, L_0x7fced9f5aaf0, C4<1>, C4<1>;
L_0x7fced9f5a7e0 .functor XOR 1, L_0x7fced9f5a730, L_0x7fced9f59bb0, C4<0>, C4<0>;
v0x7fced9f4e210_0 .net "a", 0 0, L_0x7fced9f5b1e0;  1 drivers
v0x7fced9f4e2a0_0 .net "b", 0 0, L_0x7fced9f5aa50;  1 drivers
v0x7fced9f4e340_0 .net "c1", 0 0, L_0x7fced9f59bb0;  1 drivers
v0x7fced9f4e3f0_0 .net "c_in", 0 0, L_0x7fced9f5aaf0;  1 drivers
v0x7fced9f4e490_0 .net "c_out", 0 0, L_0x7fced9f5a7e0;  1 drivers
v0x7fced9f4e570_0 .net "s1", 0 0, L_0x7fced9f59b40;  1 drivers
v0x7fced9f4e610_0 .net "s2", 0 0, L_0x7fced9f5a730;  1 drivers
v0x7fced9f4e6b0_0 .net "sum", 0 0, L_0x7fced9f59c20;  1 drivers
S_0x7fced9f4e7d0 .scope module, "fa2" "full_adder_1bit" 4 14, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f548a0 .functor XOR 1, L_0x7fced9f54d60, L_0x7fced9f54e80, C4<0>, C4<0>;
L_0x7fced9f54950 .functor AND 1, L_0x7fced9f54d60, L_0x7fced9f54e80, C4<1>, C4<1>;
L_0x7fced9f54a80 .functor XOR 1, L_0x7fced9f548a0, L_0x7fced9f54fa0, C4<0>, C4<0>;
L_0x7fced9f54b30 .functor AND 1, L_0x7fced9f548a0, L_0x7fced9f54fa0, C4<1>, C4<1>;
L_0x7fced9f54c20 .functor XOR 1, L_0x7fced9f54b30, L_0x7fced9f54950, C4<0>, C4<0>;
v0x7fced9f4ea80_0 .net "a", 0 0, L_0x7fced9f54d60;  1 drivers
v0x7fced9f4eb10_0 .net "b", 0 0, L_0x7fced9f54e80;  1 drivers
v0x7fced9f4ebb0_0 .net "c1", 0 0, L_0x7fced9f54950;  1 drivers
v0x7fced9f4ec40_0 .net "c_in", 0 0, L_0x7fced9f54fa0;  1 drivers
v0x7fced9f4ecd0_0 .net "c_out", 0 0, L_0x7fced9f54c20;  1 drivers
v0x7fced9f4eda0_0 .net "s1", 0 0, L_0x7fced9f548a0;  1 drivers
v0x7fced9f4ee40_0 .net "s2", 0 0, L_0x7fced9f54b30;  1 drivers
v0x7fced9f4eee0_0 .net "sum", 0 0, L_0x7fced9f54a80;  1 drivers
S_0x7fced9f4f000 .scope module, "fa3" "full_adder_1bit" 4 15, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f55040 .functor XOR 1, L_0x7fced9f554a0, L_0x7fced9f55590, C4<0>, C4<0>;
L_0x7fced9f550b0 .functor AND 1, L_0x7fced9f554a0, L_0x7fced9f55590, C4<1>, C4<1>;
L_0x7fced9f551a0 .functor XOR 1, L_0x7fced9f55040, L_0x7fced9f55630, C4<0>, C4<0>;
L_0x7fced9f55270 .functor AND 1, L_0x7fced9f55040, L_0x7fced9f55630, C4<1>, C4<1>;
L_0x7fced9f55360 .functor XOR 1, L_0x7fced9f55270, L_0x7fced9f550b0, C4<0>, C4<0>;
v0x7fced9f4f230_0 .net "a", 0 0, L_0x7fced9f554a0;  1 drivers
v0x7fced9f4f2c0_0 .net "b", 0 0, L_0x7fced9f55590;  1 drivers
v0x7fced9f4f360_0 .net "c1", 0 0, L_0x7fced9f550b0;  1 drivers
v0x7fced9f4f410_0 .net "c_in", 0 0, L_0x7fced9f55630;  1 drivers
v0x7fced9f4f4b0_0 .net "c_out", 0 0, L_0x7fced9f55360;  1 drivers
v0x7fced9f4f590_0 .net "s1", 0 0, L_0x7fced9f55040;  1 drivers
v0x7fced9f4f630_0 .net "s2", 0 0, L_0x7fced9f55270;  1 drivers
v0x7fced9f4f6d0_0 .net "sum", 0 0, L_0x7fced9f551a0;  1 drivers
S_0x7fced9f4f7f0 .scope module, "fa4" "full_adder_1bit" 4 16, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f55730 .functor XOR 1, L_0x7fced9f55b50, L_0x7fced9f55bf0, C4<0>, C4<0>;
L_0x7fced9f557a0 .functor AND 1, L_0x7fced9f55b50, L_0x7fced9f55bf0, C4<1>, C4<1>;
L_0x7fced9f55890 .functor XOR 1, L_0x7fced9f55730, L_0x7fced9f55d00, C4<0>, C4<0>;
L_0x7fced9f55940 .functor AND 1, L_0x7fced9f55730, L_0x7fced9f55d00, C4<1>, C4<1>;
L_0x7fced9f55a10 .functor XOR 1, L_0x7fced9f55940, L_0x7fced9f557a0, C4<0>, C4<0>;
v0x7fced9f4fa20_0 .net "a", 0 0, L_0x7fced9f55b50;  1 drivers
v0x7fced9f4fab0_0 .net "b", 0 0, L_0x7fced9f55bf0;  1 drivers
v0x7fced9f4fb50_0 .net "c1", 0 0, L_0x7fced9f557a0;  1 drivers
v0x7fced9f4fc00_0 .net "c_in", 0 0, L_0x7fced9f55d00;  1 drivers
v0x7fced9f4fca0_0 .net "c_out", 0 0, L_0x7fced9f55a10;  1 drivers
v0x7fced9f4fd80_0 .net "s1", 0 0, L_0x7fced9f55730;  1 drivers
v0x7fced9f4fe20_0 .net "s2", 0 0, L_0x7fced9f55940;  1 drivers
v0x7fced9f4fec0_0 .net "sum", 0 0, L_0x7fced9f55890;  1 drivers
S_0x7fced9f4ffe0 .scope module, "fa5" "full_adder_1bit" 4 17, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f55e20 .functor XOR 1, L_0x7fced9f56220, L_0x7fced9f56340, C4<0>, C4<0>;
L_0x7fced9f55e90 .functor AND 1, L_0x7fced9f56220, L_0x7fced9f56340, C4<1>, C4<1>;
L_0x7fced9f55f40 .functor XOR 1, L_0x7fced9f55e20, L_0x7fced9f563e0, C4<0>, C4<0>;
L_0x7fced9f55ff0 .functor AND 1, L_0x7fced9f55e20, L_0x7fced9f563e0, C4<1>, C4<1>;
L_0x7fced9f560e0 .functor XOR 1, L_0x7fced9f55ff0, L_0x7fced9f55e90, C4<0>, C4<0>;
v0x7fced9f50210_0 .net "a", 0 0, L_0x7fced9f56220;  1 drivers
v0x7fced9f502a0_0 .net "b", 0 0, L_0x7fced9f56340;  1 drivers
v0x7fced9f50340_0 .net "c1", 0 0, L_0x7fced9f55e90;  1 drivers
v0x7fced9f503f0_0 .net "c_in", 0 0, L_0x7fced9f563e0;  1 drivers
v0x7fced9f50490_0 .net "c_out", 0 0, L_0x7fced9f560e0;  1 drivers
v0x7fced9f50570_0 .net "s1", 0 0, L_0x7fced9f55e20;  1 drivers
v0x7fced9f50610_0 .net "s2", 0 0, L_0x7fced9f55ff0;  1 drivers
v0x7fced9f506b0_0 .net "sum", 0 0, L_0x7fced9f55f40;  1 drivers
S_0x7fced9f507d0 .scope module, "fa6" "full_adder_1bit" 4 18, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f55c90 .functor XOR 1, L_0x7fced9f568c0, L_0x7fced9f56a60, C4<0>, C4<0>;
L_0x7fced9f56510 .functor AND 1, L_0x7fced9f568c0, L_0x7fced9f56a60, C4<1>, C4<1>;
L_0x7fced9f56600 .functor XOR 1, L_0x7fced9f55c90, L_0x7fced9f56ca0, C4<0>, C4<0>;
L_0x7fced9f566b0 .functor AND 1, L_0x7fced9f55c90, L_0x7fced9f56ca0, C4<1>, C4<1>;
L_0x7fced9f56780 .functor XOR 1, L_0x7fced9f566b0, L_0x7fced9f56510, C4<0>, C4<0>;
v0x7fced9f50a00_0 .net "a", 0 0, L_0x7fced9f568c0;  1 drivers
v0x7fced9f50a90_0 .net "b", 0 0, L_0x7fced9f56a60;  1 drivers
v0x7fced9f50b30_0 .net "c1", 0 0, L_0x7fced9f56510;  1 drivers
v0x7fced9f50be0_0 .net "c_in", 0 0, L_0x7fced9f56ca0;  1 drivers
v0x7fced9f50c80_0 .net "c_out", 0 0, L_0x7fced9f56780;  1 drivers
v0x7fced9f50d60_0 .net "s1", 0 0, L_0x7fced9f55c90;  1 drivers
v0x7fced9f50e00_0 .net "s2", 0 0, L_0x7fced9f566b0;  1 drivers
v0x7fced9f50ea0_0 .net "sum", 0 0, L_0x7fced9f56600;  1 drivers
S_0x7fced9f50fc0 .scope module, "fa7" "full_adder_1bit" 4 19, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f54f20 .functor XOR 1, L_0x7fced9f57060, L_0x7fced9f56c00, C4<0>, C4<0>;
L_0x7fced9f56480 .functor AND 1, L_0x7fced9f57060, L_0x7fced9f56c00, C4<1>, C4<1>;
L_0x7fced9f56d80 .functor XOR 1, L_0x7fced9f54f20, L_0x7fced9f571b0, C4<0>, C4<0>;
L_0x7fced9f56e30 .functor AND 1, L_0x7fced9f54f20, L_0x7fced9f571b0, C4<1>, C4<1>;
L_0x7fced9f56f20 .functor XOR 1, L_0x7fced9f56e30, L_0x7fced9f56480, C4<0>, C4<0>;
v0x7fced9f511f0_0 .net "a", 0 0, L_0x7fced9f57060;  1 drivers
v0x7fced9f51280_0 .net "b", 0 0, L_0x7fced9f56c00;  1 drivers
v0x7fced9f51320_0 .net "c1", 0 0, L_0x7fced9f56480;  1 drivers
v0x7fced9f513d0_0 .net "c_in", 0 0, L_0x7fced9f571b0;  1 drivers
v0x7fced9f51470_0 .net "c_out", 0 0, L_0x7fced9f56f20;  1 drivers
v0x7fced9f51550_0 .net "s1", 0 0, L_0x7fced9f54f20;  1 drivers
v0x7fced9f515f0_0 .net "s2", 0 0, L_0x7fced9f56e30;  1 drivers
v0x7fced9f51690_0 .net "sum", 0 0, L_0x7fced9f56d80;  1 drivers
S_0x7fced9f517b0 .scope module, "fa8" "full_adder_1bit" 4 20, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f57310 .functor XOR 1, L_0x7fced9f57700, L_0x7fced9f577a0, C4<0>, C4<0>;
L_0x7fced9f57120 .functor AND 1, L_0x7fced9f57700, L_0x7fced9f577a0, C4<1>, C4<1>;
L_0x7fced9f57420 .functor XOR 1, L_0x7fced9f57310, L_0x7fced9f57910, C4<0>, C4<0>;
L_0x7fced9f574d0 .functor AND 1, L_0x7fced9f57310, L_0x7fced9f57910, C4<1>, C4<1>;
L_0x7fced9f575c0 .functor XOR 1, L_0x7fced9f574d0, L_0x7fced9f57120, C4<0>, C4<0>;
v0x7fced9f519e0_0 .net "a", 0 0, L_0x7fced9f57700;  1 drivers
v0x7fced9f51a70_0 .net "b", 0 0, L_0x7fced9f577a0;  1 drivers
v0x7fced9f51b10_0 .net "c1", 0 0, L_0x7fced9f57120;  1 drivers
v0x7fced9f51bc0_0 .net "c_in", 0 0, L_0x7fced9f57910;  1 drivers
v0x7fced9f51c60_0 .net "c_out", 0 0, L_0x7fced9f575c0;  1 drivers
v0x7fced9f51d40_0 .net "s1", 0 0, L_0x7fced9f57310;  1 drivers
v0x7fced9f51de0_0 .net "s2", 0 0, L_0x7fced9f574d0;  1 drivers
v0x7fced9f51e80_0 .net "sum", 0 0, L_0x7fced9f57420;  1 drivers
S_0x7fced9f51fa0 .scope module, "fa9" "full_adder_1bit" 4 21, 5 4 0, S_0x7fced9f33040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fced9f57250 .functor XOR 1, L_0x7fced9f57e30, L_0x7fced9f57fb0, C4<0>, C4<0>;
L_0x7fced9f55da0 .functor AND 1, L_0x7fced9f57e30, L_0x7fced9f57fb0, C4<1>, C4<1>;
L_0x7fced9f57b50 .functor XOR 1, L_0x7fced9f57250, L_0x7fced9f58050, C4<0>, C4<0>;
L_0x7fced9f57c00 .functor AND 1, L_0x7fced9f57250, L_0x7fced9f58050, C4<1>, C4<1>;
L_0x7fced9f57cf0 .functor XOR 1, L_0x7fced9f57c00, L_0x7fced9f55da0, C4<0>, C4<0>;
v0x7fced9f521d0_0 .net "a", 0 0, L_0x7fced9f57e30;  1 drivers
v0x7fced9f52260_0 .net "b", 0 0, L_0x7fced9f57fb0;  1 drivers
v0x7fced9f52300_0 .net "c1", 0 0, L_0x7fced9f55da0;  1 drivers
v0x7fced9f523b0_0 .net "c_in", 0 0, L_0x7fced9f58050;  1 drivers
v0x7fced9f52450_0 .net "c_out", 0 0, L_0x7fced9f57cf0;  1 drivers
v0x7fced9f52530_0 .net "s1", 0 0, L_0x7fced9f57250;  1 drivers
v0x7fced9f525d0_0 .net "s2", 0 0, L_0x7fced9f57c00;  1 drivers
v0x7fced9f52670_0 .net "sum", 0 0, L_0x7fced9f57b50;  1 drivers
    .scope S_0x7fced9f2bdd0;
T_0 ;
    %wait E_0x7fced9f3fe80;
    %load/vec4 v0x7fced9f53040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fced9f52c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fced9f52d50_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fced9f530d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fced9f52ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fced9f52e10_0;
    %assign/vec4 v0x7fced9f52ee0_0, 0;
    %load/vec4 v0x7fced9f52b40_0;
    %assign/vec4 v0x7fced9f52c00_0, 0;
    %load/vec4 v0x7fced9f52ca0_0;
    %assign/vec4 v0x7fced9f52d50_0, 0;
    %load/vec4 v0x7fced9f531e0_0;
    %assign/vec4 v0x7fced9f530d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fced9f346b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced9f53440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced9f53a10_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced9f53a10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fced9f346b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced9f53670_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fced9f53670_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fced9f53440_0;
    %inv;
    %store/vec4 v0x7fced9f53440_0, 0, 1;
    %load/vec4 v0x7fced9f53670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced9f53670_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fced9f346b0;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "full_adder_dff_16bits_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fced9f346b0 {0 0 0};
    %vpi_call 2 39 "$readmemh", "Practice_02_ref/a_input.txt", v0x7fced9f53720 {0 0 0};
    %vpi_call 2 40 "$readmemh", "Practice_02_ref/b_input.txt", v0x7fced9f537c0 {0 0 0};
    %vpi_call 2 41 "$readmemh", "Practice_02_ref/sum_output.txt", v0x7fced9f53970 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced9f535a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced9f53510_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced9f535a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fced9f535a0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v0x7fced9f535a0_0;
    %load/vec4a v0x7fced9f53720, 4;
    %store/vec4 v0x7fced9f532e0_0, 0, 16;
    %ix/getv/s 4, v0x7fced9f535a0_0;
    %load/vec4a v0x7fced9f537c0, 4;
    %store/vec4 v0x7fced9f533b0_0, 0, 16;
    %load/vec4 v0x7fced9f535a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fced9f53970, 4;
    %store/vec4 v0x7fced9f53860_0, 0, 17;
    %delay 2, 0;
    %load/vec4 v0x7fced9f53ac0_0;
    %load/vec4 v0x7fced9f53860_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fced9f53510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced9f53510_0, 0, 32;
T_3.2 ;
    %delay 8, 0;
    %load/vec4 v0x7fced9f535a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fced9f535a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 20, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "full_adder_dff_16bits_tb.v";
    "./full_adder_dff_16bits.v";
    "./full_adder_16bits.v";
    "./full_adder_1bit.v";
