// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/16/2021 00:32:22"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|Mult0~24 ;
wire \cpu|Mult0~25 ;
wire \cpu|Mult0~26 ;
wire \cpu|Mult0~27 ;
wire \cpu|Mult0~28 ;
wire \cpu|Mult0~29 ;
wire \cpu|Mult0~30 ;
wire \cpu|Mult0~31 ;
wire \cpu|Mult0~32 ;
wire \cpu|Mult0~33 ;
wire \cpu|Mult0~34 ;
wire \cpu|Mult0~35 ;
wire \cpu|Mult0~36 ;
wire \cpu|Mult0~37 ;
wire \cpu|Mult0~38 ;
wire \cpu|Mult0~39 ;
wire \cpu|Mult0~40 ;
wire \cpu|Mult0~41 ;
wire \cpu|Mult0~42 ;
wire \cpu|Mult0~43 ;
wire \cpu|Mult0~44 ;
wire \cpu|Mult0~45 ;
wire \cpu|Mult0~46 ;
wire \cpu|Mult0~47 ;
wire \cpu|Mult0~48 ;
wire \cpu|Mult0~49 ;
wire \cpu|Mult0~50 ;
wire \cpu|Mult0~51 ;
wire \cpu|Mult0~52 ;
wire \cpu|Mult0~53 ;
wire \cpu|Mult0~54 ;
wire \cpu|Mult0~55 ;
wire \cpu|Mult0~56 ;
wire \cpu|Mult0~57 ;
wire \cpu|Mult0~58 ;
wire \cpu|Mult0~59 ;
wire \cpu|Mult0~60 ;
wire \cpu|Mult0~61 ;
wire \cpu|Mult0~62 ;
wire \cpu|Mult0~63 ;
wire \cpu|Mult0~64 ;
wire \cpu|Mult0~65 ;
wire \cpu|Mult0~66 ;
wire \cpu|Mult0~67 ;
wire \cpu|Mult0~68 ;
wire \cpu|Mult0~69 ;
wire \cpu|Mult0~70 ;
wire \cpu|Mult0~71 ;
wire \cpu|Mult1~16 ;
wire \cpu|Mult1~17 ;
wire \cpu|Mult1~18 ;
wire \cpu|Mult1~19 ;
wire \cpu|Mult1~20 ;
wire \cpu|Mult1~21 ;
wire \cpu|Mult1~22 ;
wire \cpu|Mult1~23 ;
wire \cpu|Mult1~24 ;
wire \cpu|Mult1~25 ;
wire \cpu|Mult1~26 ;
wire \cpu|Mult1~27 ;
wire \cpu|Mult1~28 ;
wire \cpu|Mult1~29 ;
wire \cpu|Mult1~30 ;
wire \cpu|Mult1~31 ;
wire \cpu|Mult1~32 ;
wire \cpu|Mult1~33 ;
wire \cpu|Mult1~34 ;
wire \cpu|Mult1~35 ;
wire \cpu|Mult1~36 ;
wire \cpu|Mult1~37 ;
wire \cpu|Mult1~38 ;
wire \cpu|Mult1~39 ;
wire \cpu|Mult1~40 ;
wire \cpu|Mult1~41 ;
wire \cpu|Mult1~42 ;
wire \cpu|Mult1~43 ;
wire \cpu|Mult1~44 ;
wire \cpu|Mult1~45 ;
wire \cpu|Mult1~46 ;
wire \cpu|Mult1~47 ;
wire \cpu|Mult1~48 ;
wire \cpu|Mult1~49 ;
wire \cpu|Mult1~50 ;
wire \cpu|Mult1~51 ;
wire \cpu|Mult1~52 ;
wire \cpu|Mult1~53 ;
wire \cpu|Mult1~54 ;
wire \cpu|Mult1~55 ;
wire \cpu|Mult1~56 ;
wire \cpu|Mult1~57 ;
wire \cpu|Mult1~58 ;
wire \cpu|Mult1~59 ;
wire \cpu|Mult1~60 ;
wire \cpu|Mult1~61 ;
wire \cpu|Mult1~62 ;
wire \cpu|Mult1~63 ;
wire \cpu|Mult1~64 ;
wire \cpu|Mult1~65 ;
wire \cpu|Mult1~66 ;
wire \cpu|Mult1~67 ;
wire \cpu|Mult1~68 ;
wire \cpu|Mult1~69 ;
wire \cpu|Mult1~70 ;
wire \cpu|Mult1~71 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \cpu|Add1~9_sumout ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~29_sumout ;
wire \~GND~combout ;
wire \db|Add0~77_sumout ;
wire \SW[9]~input_o ;
wire \db|sync|buff[0]~feeder_combout ;
wire \db|cnt~0_combout ;
wire \db|Add0~78 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~9_sumout ;
wire \db|Add0~10 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~33_sumout ;
wire \db|cnt[8]~DUPLICATE_q ;
wire \db|Add0~34 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~21_sumout ;
wire \db|Equal0~0_combout ;
wire \db|Add0~22 ;
wire \db|Add0~81_sumout ;
wire \db|Add0~82 ;
wire \db|Add0~45_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~41_sumout ;
wire \db|Add0~42 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~57_sumout ;
wire \db|Add0~58 ;
wire \db|Add0~61_sumout ;
wire \db|Add0~62 ;
wire \db|Add0~65_sumout ;
wire \db|Add0~66 ;
wire \db|Add0~37_sumout ;
wire \db|Equal0~2_combout ;
wire \db|Equal0~1_combout ;
wire \db|Equal0~3_combout ;
wire \db|Equal0~4_combout ;
wire \db|Equal0~5_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \cpu|Pmem|data[32]~8_combout ;
wire \cpu|Pmem|data[32]~9_combout ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|cnt[13]~DUPLICATE_q ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|cnt[14]~DUPLICATE_q ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal0~1_combout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Equal0~5_combout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|cnt[23]~DUPLICATE_q ;
wire \cpu|Equal0~3_combout ;
wire \cpu|Equal0~6_combout ;
wire \cpu|Equal1~0_combout ;
wire \cpu|cnt[1]~DUPLICATE_q ;
wire \cpu|Equal1~2_combout ;
wire \cpu|Equal1~1_combout ;
wire \SW[8]~input_o ;
wire \cpu|comb~0_combout ;
wire \cpu|IP[3]~0_combout ;
wire \cpu|IP[0]~DUPLICATE_q ;
wire \cpu|IP[6]~DUPLICATE_q ;
wire \cpu|IP[5]~DUPLICATE_q ;
wire \cpu|Pmem|Decoder0~0_combout ;
wire \cpu|Pmem|data[2]~3_combout ;
wire \cpu|Pmem|data[2]~4_combout ;
wire \cpu|Pmem|data[2]~5_combout ;
wire \cpu|IP[2]~DUPLICATE_q ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|Pmem|data[13]~6_combout ;
wire \cpu|Pmem|data[13]~7_combout ;
wire \cpu|Pmem|WideOr4~0_combout ;
wire \cpu|Pmem|WideOr4~1_combout ;
wire \cpu|Pmem|WideOr4~2_combout ;
wire \cpu|IP[7]~DUPLICATE_q ;
wire \cpu|Pmem|Decoder0~5_combout ;
wire \cpu|IP[4]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr5~0_combout ;
wire \cpu|Pmem|WideOr5~1_combout ;
wire \cpu|Reg[0][7]~feeder_combout ;
wire \cpu|Pmem|data[29]~0_combout ;
wire \cpu|Pmem|data[29]~1_combout ;
wire \cpu|Pmem|WideOr1~0_combout ;
wire \cpu|Pmem|WideOr1~1_combout ;
wire \cpu|Pmem|WideOr3~0_combout ;
wire \cpu|Pmem|Decoder0~1_combout ;
wire \cpu|Pmem|WideOr3~1_combout ;
wire \cpu|Pmem|Decoder0~2_combout ;
wire \cpu|Pmem|Decoder0~3_combout ;
wire \cpu|Selector5~1_combout ;
wire \cpu|Mux39~0_combout ;
wire \cpu|cnum~0_combout ;
wire \cpu|Pmem|WideOr1~2_combout ;
wire \cpu|Mux64~0_combout ;
wire \cpu|Pmem|data[29]~2_combout ;
wire \cpu|Selector7~1_combout ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Equal4~0_combout ;
wire \cpu|Pmem|data[32]~11_combout ;
wire \cpu|Pmem|data[13]~10_combout ;
wire \cpu|Pmem|WideOr0~0_combout ;
wire \cpu|Reg[31][5]~23_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|Pmem|WideOr4~3_combout ;
wire \cpu|Pmem|WideOr6~0_combout ;
wire \cpu|Pmem|WideOr6~1_combout ;
wire \cpu|Pmem|Decoder0~4_combout ;
wire \cpu|Reg[25][7]~7_combout ;
wire \cpu|Reg[25][7]~8_combout ;
wire \cpu|Reg[24][7]~9_combout ;
wire \cpu|Reg[24][7]~q ;
wire \cpu|Reg[25][7]~10_combout ;
wire \cpu|Reg[25][7]~q ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Selector22~3_combout ;
wire \cpu|Pmem|WideOr2~0_combout ;
wire \cpu|Pmem|WideOr2~3_combout ;
wire \cpu|Reg[31][5]~17_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Equal5~0_combout ;
wire \cpu|Selector301~0_combout ;
wire \cpu|Reg[31][5]~18_combout ;
wire \cpu|Reg[31][5]~DUPLICATE_q ;
wire \cpu|Reg[30][6]~feeder_combout ;
wire \cpu|Reg[0][6]~feeder_combout ;
wire \cpu|Equal1~3_combout ;
wire \cpu|Reg[25][7]~2_combout ;
wire \cpu|Reg[0][2]~4_combout ;
wire \cpu|Reg[0][2]~5_combout ;
wire \cpu|Reg[0][7]~6_combout ;
wire \cpu|Reg[0][6]~q ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Reg[6][7]~11_combout ;
wire \cpu|Reg[6][5]~q ;
wire \cpu|Reg[0][5]~feeder_combout ;
wire \cpu|Reg[0][5]~q ;
wire \cpu|Mux33~0_combout ;
wire \cpu|cnum~22_combout ;
wire \cpu|Selector12~0_combout ;
wire \cpu|Reg[24][4]~q ;
wire \cpu|Reg[25][4]~q ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Reg[0][4]~feeder_combout ;
wire \cpu|Reg[0][4]~q ;
wire \cpu|Reg[0][3]~feeder_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|cnum~13_combout ;
wire \cpu|Reg[0][1]~feeder_combout ;
wire \cpu|Reg[6][1]~q ;
wire \cpu|Selector28~1_combout ;
wire \cpu|Reg[24][1]~q ;
wire \cpu|Reg[25][1]~q ;
wire \cpu|Reg[30][0]~0_combout ;
wire \cpu|Reg[30][0]~1_combout ;
wire \cpu|Reg[30][0]~3_combout ;
wire \cpu|Reg[30][1]~DUPLICATE_q ;
wire \cpu|Selector28~0_combout ;
wire \cpu|Selector28~2_combout ;
wire \cpu|cnum~5_combout ;
wire \cpu|Selector28~3_combout ;
wire \cpu|Pmem|WideOr6~2_combout ;
wire \cpu|Reg[6][0]~q ;
wire \cpu|Reg[0][0]~feeder_combout ;
wire \cpu|Reg[0][2]~feeder_combout ;
wire \cpu|Reg[25][2]~q ;
wire \cpu|Reg[24][2]~q ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Reg[0][2]~DUPLICATE_q ;
wire \cpu|Reg[6][2]~q ;
wire \cpu|Selector27~1_combout ;
wire \cpu|cnum~9_combout ;
wire \cpu|Add2~10 ;
wire \cpu|Add2~13_sumout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Reg[25][0]~q ;
wire \cpu|Reg[24][0]~q ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Selector29~2_combout ;
wire \cpu|Reg[0][6]~DUPLICATE_q ;
wire \cpu|Reg[6][6]~q ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Mult0~10 ;
wire \cpu|Mux69~0_combout ;
wire \cpu|s_word[0]~0_combout ;
wire \cpu|s_word[0]~1_combout ;
wire \cpu|cnum~10_combout ;
wire \cpu|Mult1~10 ;
wire \cpu|Add3~6 ;
wire \cpu|Add3~10 ;
wire \cpu|Add3~13_sumout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|cnum~11_combout ;
wire \cpu|cnum~12_combout ;
wire \cpu|Reg[0][2]~q ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mult1~8_resulta ;
wire \cpu|Add3~5_sumout ;
wire \cpu|Mux55~1_combout ;
wire \cpu|Mux47~1_combout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|Add2~5_sumout ;
wire \cpu|Mult0~8_resulta ;
wire \cpu|Mux71~0_combout ;
wire \cpu|cnum~4_combout ;
wire \cpu|Reg[0][0]~q ;
wire \cpu|Selector29~1_combout ;
wire \cpu|Selector29~3_combout ;
wire \cpu|Add2~6 ;
wire \cpu|Add2~9_sumout ;
wire \cpu|Mult0~9 ;
wire \cpu|Mux70~0_combout ;
wire \cpu|cnum~6_combout ;
wire \cpu|Add3~9_sumout ;
wire \cpu|Mult1~9 ;
wire \cpu|Mux54~0_combout ;
wire \cpu|cnum~7_combout ;
wire \cpu|cnum~8_combout ;
wire \cpu|Reg[0][1]~q ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mult0~11 ;
wire \cpu|Add2~14 ;
wire \cpu|Add2~17_sumout ;
wire \cpu|Mux68~0_combout ;
wire \cpu|cnum~14_combout ;
wire \cpu|Add3~14 ;
wire \cpu|Add3~17_sumout ;
wire \cpu|Mult1~11 ;
wire \cpu|Mux52~0_combout ;
wire \cpu|cnum~15_combout ;
wire \cpu|cnum~16_combout ;
wire \cpu|Reg[0][3]~q ;
wire \cpu|Reg[6][3]~q ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Reg[25][3]~q ;
wire \cpu|Reg[24][3]~q ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Selector26~2_combout ;
wire \cpu|Add3~18 ;
wire \cpu|Add3~25_sumout ;
wire \cpu|Mult1~12 ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Selector25~3_combout ;
wire \cpu|Selector26~3_combout ;
wire \cpu|Reg[6][4]~q ;
wire \cpu|Selector25~1_combout ;
wire \cpu|Selector25~4_combout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Mult0~12 ;
wire \cpu|Add2~18 ;
wire \cpu|Add2~25_sumout ;
wire \cpu|Mux67~0_combout ;
wire \cpu|cnum~21_combout ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Selector25~2_combout ;
wire \cpu|Add3~26 ;
wire \cpu|Add3~29_sumout ;
wire \cpu|Mult1~13 ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Add2~26 ;
wire \cpu|Add2~33_sumout ;
wire \cpu|Mult0~13 ;
wire \cpu|Mux66~0_combout ;
wire \cpu|cnum~23_combout ;
wire \cpu|Reg[0][5]~DUPLICATE_q ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Reg[24][5]~q ;
wire \cpu|Reg[25][5]~q ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Selector24~2_combout ;
wire \cpu|Add2~34 ;
wire \cpu|Add2~21_sumout ;
wire \cpu|Mult0~14 ;
wire \cpu|Mux65~0_combout ;
wire \cpu|cnum~18_combout ;
wire \cpu|cnum~17_combout ;
wire \cpu|Mult1~14 ;
wire \cpu|Add3~30 ;
wire \cpu|Add3~21_sumout ;
wire \cpu|Mux49~0_combout ;
wire \cpu|cnum~19_combout ;
wire \cpu|cnum~20_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Selector1~1_combout ;
wire \cpu|Selector1~0_combout ;
wire \cpu|Selector11~0_combout ;
wire \cpu|Reg[30][5]~feeder_combout ;
wire \cpu|Reg[30][5]~DUPLICATE_q ;
wire \cpu|Selector5~7_combout ;
wire \cpu|Selector2~0_combout ;
wire \cpu|Selector10~0_combout ;
wire \cpu|Reg[24][6]~q ;
wire \cpu|Reg[25][6]~q ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Selector23~3_combout ;
wire \cpu|Add2~22 ;
wire \cpu|Add2~2 ;
wire \cpu|Add2~29_sumout ;
wire \cpu|Mult0~16 ;
wire \cpu|Mux63~0_combout ;
wire \cpu|Mux62~0_combout ;
wire \cpu|Mult0~22 ;
wire \cpu|Mux57~0_combout ;
wire \cpu|Mult0~19 ;
wire \cpu|Mux60~0_combout ;
wire \cpu|Mult0~21 ;
wire \cpu|Mux58~0_combout ;
wire \cpu|Mult0~23 ;
wire \cpu|Mux56~0_combout ;
wire \cpu|Mult0~20 ;
wire \cpu|Mux59~0_combout ;
wire \cpu|Mult0~18 ;
wire \cpu|Mux61~0_combout ;
wire \cpu|Reg~12_combout ;
wire \cpu|Reg~13_combout ;
wire \cpu|Mult0~17 ;
wire \cpu|Mux62~1_combout ;
wire \cpu|Reg~14_combout ;
wire \cpu|Reg~15_combout ;
wire \cpu|Reg~22_combout ;
wire \cpu|Reg[31][4]~16_combout ;
wire \cpu|Reg[31][4]~DUPLICATE_q ;
wire \cpu|Selector5~6_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Selector13~0_combout ;
wire \cpu|Reg[30][3]~feeder_combout ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Selector5~5_combout ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Selector14~0_combout ;
wire \cpu|Reg[30][2]~feeder_combout ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Selector5~3_combout ;
wire \cpu|Selector5~4_combout ;
wire \cpu|Selector15~0_combout ;
wire \cpu|Reg[30][1]~feeder_combout ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Selector5~2_combout ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Selector16~0_combout ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[30][0]~q ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Mult0~15 ;
wire \cpu|Add2~1_sumout ;
wire \cpu|Mux64~1_combout ;
wire \cpu|cnum~1_combout ;
wire \cpu|Add3~22 ;
wire \cpu|Add3~1_sumout ;
wire \cpu|Mult1~15 ;
wire \cpu|Mux48~0_combout ;
wire \cpu|cnum~2_combout ;
wire \cpu|cnum~3_combout ;
wire \cpu|Reg[0][7]~q ;
wire \cpu|Reg[6][7]~q ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Selector22~2_combout ;
wire \cpu|LessThan4~0_combout ;
wire \cpu|LessThan4~1_combout ;
wire \cpu|LessThan4~2_combout ;
wire \cpu|LessThan2~0_combout ;
wire \cpu|LessThan2~1_combout ;
wire \cpu|LessThan2~2_combout ;
wire \cpu|Mux72~0_combout ;
wire \cpu|Mux72~5_combout ;
wire \cpu|Mux72~2_combout ;
wire \cpu|Mux72~1_combout ;
wire \cpu|Mux72~3_combout ;
wire \cpu|Mux72~4_combout ;
wire \cpu|IP~1_combout ;
wire \cpu|Pmem|Decoder0~6_combout ;
wire \cpu|Pmem|Decoder0~7_combout ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~13_sumout ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~17_sumout ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~21_sumout ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~1_sumout ;
wire \cpu|Add1~2 ;
wire \cpu|Add1~5_sumout ;
wire \cpu|Pmem|WideOr2~1_combout ;
wire \cpu|Pmem|WideOr2~2_combout ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Selector9~0_combout ;
wire \cpu|Reg[30][7]~feeder_combout ;
wire \cpu|Reg[30][7]~q ;
wire \cpu|Reg[30][5]~q ;
wire \dnum|Add0~2 ;
wire \dnum|Add0~6 ;
wire \dnum|Add0~10 ;
wire \dnum|Add0~14 ;
wire \dnum|Add0~30 ;
wire \dnum|Add0~26 ;
wire \dnum|Add0~22 ;
wire \dnum|Add0~17_sumout ;
wire \dnum|Add0~21_sumout ;
wire \dnum|Add0~25_sumout ;
wire \dnum|Add0~29_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|ux[4]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|Add0~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|ux[3]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|Add0~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|ux[2]~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|Add0~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|ux[1]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|Add0~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd0|n~0_combout ;
wire \dnum|dd0|n~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd0|converter|WideOr6~0_combout ;
wire \dnum|dd0|converter|WideOr5~0_combout ;
wire \dnum|dd0|converter|WideOr4~0_combout ;
wire \dnum|dd0|converter|WideOr3~0_combout ;
wire \dnum|dd0|converter|WideOr2~0_combout ;
wire \dnum|dd0|converter|WideOr1~0_combout ;
wire \dnum|dd0|converter|WideOr0~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|n~0_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd1|converter|WideOr6~0_combout ;
wire \dnum|dd1|converter|WideOr6~1_combout ;
wire \dnum|dd1|converter|WideOr5~0_combout ;
wire \dnum|dd1|converter|WideOr5~1_combout ;
wire \dnum|dd1|converter|WideOr4~0_combout ;
wire \dnum|dd1|converter|WideOr4~1_combout ;
wire \dnum|dd1|converter|WideOr3~0_combout ;
wire \dnum|dd1|converter|WideOr3~1_combout ;
wire \dnum|dd1|converter|WideOr2~0_combout ;
wire \dnum|dd1|converter|WideOr2~1_combout ;
wire \dnum|dd1|converter|WideOr1~0_combout ;
wire \dnum|dd1|converter|WideOr1~1_combout ;
wire \dnum|dd1|converter|WideOr0~0_combout ;
wire \dnum|dd1|converter|segs[6]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Equal2~0_combout ;
wire \dnum|dd2|converter|WideOr6~1_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd2|converter|WideOr6~0_combout ;
wire \dnum|dd2|converter|WideOr6~2_combout ;
wire \dnum|dd2|converter|WideOr5~0_combout ;
wire \dnum|dd2|converter|WideOr5~1_combout ;
wire \dnum|dd2|converter|WideOr4~0_combout ;
wire \dnum|dd2|converter|WideOr4~1_combout ;
wire \dnum|dd2|converter|WideOr3~0_combout ;
wire \dnum|dd2|converter|WideOr3~1_combout ;
wire \dnum|dd2|converter|WideOr2~0_combout ;
wire \dnum|dd2|converter|WideOr2~1_combout ;
wire \dnum|dd2|converter|WideOr1~0_combout ;
wire \dnum|dd2|converter|WideOr1~1_combout ;
wire \dnum|dd2|converter|WideOr0~0_combout ;
wire \dnum|dd2|converter|segs[6]~0_combout ;
wire \dnum|dd2|eno~0_combout ;
wire \dh|disp0|WideOr6~0_combout ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [0:0] \db|sync|buff ;
wire [7:0] \cpu|IP ;
wire [0:0] \cpu|tbo|y ;
wire [23:0] \cpu|cnt ;
wire [20:0] \db|cnt ;
wire [7:0] \cpu|IP_OUT ;
wire [0:0] \db|sync|y ;
wire [15:0] \cpu|word ;
wire [15:0] \cpu|s_word ;
wire [0:0] \cpu|tbo|buff ;

wire [63:0] \cpu|Mult0~8_RESULTA_bus ;
wire [63:0] \cpu|Mult1~8_RESULTA_bus ;

assign \cpu|Mult0~8_resulta  = \cpu|Mult0~8_RESULTA_bus [0];
assign \cpu|Mult0~9  = \cpu|Mult0~8_RESULTA_bus [1];
assign \cpu|Mult0~10  = \cpu|Mult0~8_RESULTA_bus [2];
assign \cpu|Mult0~11  = \cpu|Mult0~8_RESULTA_bus [3];
assign \cpu|Mult0~12  = \cpu|Mult0~8_RESULTA_bus [4];
assign \cpu|Mult0~13  = \cpu|Mult0~8_RESULTA_bus [5];
assign \cpu|Mult0~14  = \cpu|Mult0~8_RESULTA_bus [6];
assign \cpu|Mult0~15  = \cpu|Mult0~8_RESULTA_bus [7];
assign \cpu|Mult0~16  = \cpu|Mult0~8_RESULTA_bus [8];
assign \cpu|Mult0~17  = \cpu|Mult0~8_RESULTA_bus [9];
assign \cpu|Mult0~18  = \cpu|Mult0~8_RESULTA_bus [10];
assign \cpu|Mult0~19  = \cpu|Mult0~8_RESULTA_bus [11];
assign \cpu|Mult0~20  = \cpu|Mult0~8_RESULTA_bus [12];
assign \cpu|Mult0~21  = \cpu|Mult0~8_RESULTA_bus [13];
assign \cpu|Mult0~22  = \cpu|Mult0~8_RESULTA_bus [14];
assign \cpu|Mult0~23  = \cpu|Mult0~8_RESULTA_bus [15];
assign \cpu|Mult0~24  = \cpu|Mult0~8_RESULTA_bus [16];
assign \cpu|Mult0~25  = \cpu|Mult0~8_RESULTA_bus [17];
assign \cpu|Mult0~26  = \cpu|Mult0~8_RESULTA_bus [18];
assign \cpu|Mult0~27  = \cpu|Mult0~8_RESULTA_bus [19];
assign \cpu|Mult0~28  = \cpu|Mult0~8_RESULTA_bus [20];
assign \cpu|Mult0~29  = \cpu|Mult0~8_RESULTA_bus [21];
assign \cpu|Mult0~30  = \cpu|Mult0~8_RESULTA_bus [22];
assign \cpu|Mult0~31  = \cpu|Mult0~8_RESULTA_bus [23];
assign \cpu|Mult0~32  = \cpu|Mult0~8_RESULTA_bus [24];
assign \cpu|Mult0~33  = \cpu|Mult0~8_RESULTA_bus [25];
assign \cpu|Mult0~34  = \cpu|Mult0~8_RESULTA_bus [26];
assign \cpu|Mult0~35  = \cpu|Mult0~8_RESULTA_bus [27];
assign \cpu|Mult0~36  = \cpu|Mult0~8_RESULTA_bus [28];
assign \cpu|Mult0~37  = \cpu|Mult0~8_RESULTA_bus [29];
assign \cpu|Mult0~38  = \cpu|Mult0~8_RESULTA_bus [30];
assign \cpu|Mult0~39  = \cpu|Mult0~8_RESULTA_bus [31];
assign \cpu|Mult0~40  = \cpu|Mult0~8_RESULTA_bus [32];
assign \cpu|Mult0~41  = \cpu|Mult0~8_RESULTA_bus [33];
assign \cpu|Mult0~42  = \cpu|Mult0~8_RESULTA_bus [34];
assign \cpu|Mult0~43  = \cpu|Mult0~8_RESULTA_bus [35];
assign \cpu|Mult0~44  = \cpu|Mult0~8_RESULTA_bus [36];
assign \cpu|Mult0~45  = \cpu|Mult0~8_RESULTA_bus [37];
assign \cpu|Mult0~46  = \cpu|Mult0~8_RESULTA_bus [38];
assign \cpu|Mult0~47  = \cpu|Mult0~8_RESULTA_bus [39];
assign \cpu|Mult0~48  = \cpu|Mult0~8_RESULTA_bus [40];
assign \cpu|Mult0~49  = \cpu|Mult0~8_RESULTA_bus [41];
assign \cpu|Mult0~50  = \cpu|Mult0~8_RESULTA_bus [42];
assign \cpu|Mult0~51  = \cpu|Mult0~8_RESULTA_bus [43];
assign \cpu|Mult0~52  = \cpu|Mult0~8_RESULTA_bus [44];
assign \cpu|Mult0~53  = \cpu|Mult0~8_RESULTA_bus [45];
assign \cpu|Mult0~54  = \cpu|Mult0~8_RESULTA_bus [46];
assign \cpu|Mult0~55  = \cpu|Mult0~8_RESULTA_bus [47];
assign \cpu|Mult0~56  = \cpu|Mult0~8_RESULTA_bus [48];
assign \cpu|Mult0~57  = \cpu|Mult0~8_RESULTA_bus [49];
assign \cpu|Mult0~58  = \cpu|Mult0~8_RESULTA_bus [50];
assign \cpu|Mult0~59  = \cpu|Mult0~8_RESULTA_bus [51];
assign \cpu|Mult0~60  = \cpu|Mult0~8_RESULTA_bus [52];
assign \cpu|Mult0~61  = \cpu|Mult0~8_RESULTA_bus [53];
assign \cpu|Mult0~62  = \cpu|Mult0~8_RESULTA_bus [54];
assign \cpu|Mult0~63  = \cpu|Mult0~8_RESULTA_bus [55];
assign \cpu|Mult0~64  = \cpu|Mult0~8_RESULTA_bus [56];
assign \cpu|Mult0~65  = \cpu|Mult0~8_RESULTA_bus [57];
assign \cpu|Mult0~66  = \cpu|Mult0~8_RESULTA_bus [58];
assign \cpu|Mult0~67  = \cpu|Mult0~8_RESULTA_bus [59];
assign \cpu|Mult0~68  = \cpu|Mult0~8_RESULTA_bus [60];
assign \cpu|Mult0~69  = \cpu|Mult0~8_RESULTA_bus [61];
assign \cpu|Mult0~70  = \cpu|Mult0~8_RESULTA_bus [62];
assign \cpu|Mult0~71  = \cpu|Mult0~8_RESULTA_bus [63];

assign \cpu|Mult1~8_resulta  = \cpu|Mult1~8_RESULTA_bus [0];
assign \cpu|Mult1~9  = \cpu|Mult1~8_RESULTA_bus [1];
assign \cpu|Mult1~10  = \cpu|Mult1~8_RESULTA_bus [2];
assign \cpu|Mult1~11  = \cpu|Mult1~8_RESULTA_bus [3];
assign \cpu|Mult1~12  = \cpu|Mult1~8_RESULTA_bus [4];
assign \cpu|Mult1~13  = \cpu|Mult1~8_RESULTA_bus [5];
assign \cpu|Mult1~14  = \cpu|Mult1~8_RESULTA_bus [6];
assign \cpu|Mult1~15  = \cpu|Mult1~8_RESULTA_bus [7];
assign \cpu|Mult1~16  = \cpu|Mult1~8_RESULTA_bus [8];
assign \cpu|Mult1~17  = \cpu|Mult1~8_RESULTA_bus [9];
assign \cpu|Mult1~18  = \cpu|Mult1~8_RESULTA_bus [10];
assign \cpu|Mult1~19  = \cpu|Mult1~8_RESULTA_bus [11];
assign \cpu|Mult1~20  = \cpu|Mult1~8_RESULTA_bus [12];
assign \cpu|Mult1~21  = \cpu|Mult1~8_RESULTA_bus [13];
assign \cpu|Mult1~22  = \cpu|Mult1~8_RESULTA_bus [14];
assign \cpu|Mult1~23  = \cpu|Mult1~8_RESULTA_bus [15];
assign \cpu|Mult1~24  = \cpu|Mult1~8_RESULTA_bus [16];
assign \cpu|Mult1~25  = \cpu|Mult1~8_RESULTA_bus [17];
assign \cpu|Mult1~26  = \cpu|Mult1~8_RESULTA_bus [18];
assign \cpu|Mult1~27  = \cpu|Mult1~8_RESULTA_bus [19];
assign \cpu|Mult1~28  = \cpu|Mult1~8_RESULTA_bus [20];
assign \cpu|Mult1~29  = \cpu|Mult1~8_RESULTA_bus [21];
assign \cpu|Mult1~30  = \cpu|Mult1~8_RESULTA_bus [22];
assign \cpu|Mult1~31  = \cpu|Mult1~8_RESULTA_bus [23];
assign \cpu|Mult1~32  = \cpu|Mult1~8_RESULTA_bus [24];
assign \cpu|Mult1~33  = \cpu|Mult1~8_RESULTA_bus [25];
assign \cpu|Mult1~34  = \cpu|Mult1~8_RESULTA_bus [26];
assign \cpu|Mult1~35  = \cpu|Mult1~8_RESULTA_bus [27];
assign \cpu|Mult1~36  = \cpu|Mult1~8_RESULTA_bus [28];
assign \cpu|Mult1~37  = \cpu|Mult1~8_RESULTA_bus [29];
assign \cpu|Mult1~38  = \cpu|Mult1~8_RESULTA_bus [30];
assign \cpu|Mult1~39  = \cpu|Mult1~8_RESULTA_bus [31];
assign \cpu|Mult1~40  = \cpu|Mult1~8_RESULTA_bus [32];
assign \cpu|Mult1~41  = \cpu|Mult1~8_RESULTA_bus [33];
assign \cpu|Mult1~42  = \cpu|Mult1~8_RESULTA_bus [34];
assign \cpu|Mult1~43  = \cpu|Mult1~8_RESULTA_bus [35];
assign \cpu|Mult1~44  = \cpu|Mult1~8_RESULTA_bus [36];
assign \cpu|Mult1~45  = \cpu|Mult1~8_RESULTA_bus [37];
assign \cpu|Mult1~46  = \cpu|Mult1~8_RESULTA_bus [38];
assign \cpu|Mult1~47  = \cpu|Mult1~8_RESULTA_bus [39];
assign \cpu|Mult1~48  = \cpu|Mult1~8_RESULTA_bus [40];
assign \cpu|Mult1~49  = \cpu|Mult1~8_RESULTA_bus [41];
assign \cpu|Mult1~50  = \cpu|Mult1~8_RESULTA_bus [42];
assign \cpu|Mult1~51  = \cpu|Mult1~8_RESULTA_bus [43];
assign \cpu|Mult1~52  = \cpu|Mult1~8_RESULTA_bus [44];
assign \cpu|Mult1~53  = \cpu|Mult1~8_RESULTA_bus [45];
assign \cpu|Mult1~54  = \cpu|Mult1~8_RESULTA_bus [46];
assign \cpu|Mult1~55  = \cpu|Mult1~8_RESULTA_bus [47];
assign \cpu|Mult1~56  = \cpu|Mult1~8_RESULTA_bus [48];
assign \cpu|Mult1~57  = \cpu|Mult1~8_RESULTA_bus [49];
assign \cpu|Mult1~58  = \cpu|Mult1~8_RESULTA_bus [50];
assign \cpu|Mult1~59  = \cpu|Mult1~8_RESULTA_bus [51];
assign \cpu|Mult1~60  = \cpu|Mult1~8_RESULTA_bus [52];
assign \cpu|Mult1~61  = \cpu|Mult1~8_RESULTA_bus [53];
assign \cpu|Mult1~62  = \cpu|Mult1~8_RESULTA_bus [54];
assign \cpu|Mult1~63  = \cpu|Mult1~8_RESULTA_bus [55];
assign \cpu|Mult1~64  = \cpu|Mult1~8_RESULTA_bus [56];
assign \cpu|Mult1~65  = \cpu|Mult1~8_RESULTA_bus [57];
assign \cpu|Mult1~66  = \cpu|Mult1~8_RESULTA_bus [58];
assign \cpu|Mult1~67  = \cpu|Mult1~8_RESULTA_bus [59];
assign \cpu|Mult1~68  = \cpu|Mult1~8_RESULTA_bus [60];
assign \cpu|Mult1~69  = \cpu|Mult1~8_RESULTA_bus [61];
assign \cpu|Mult1~70  = \cpu|Mult1~8_RESULTA_bus [62];
assign \cpu|Mult1~71  = \cpu|Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dnum|dd0|converter|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dnum|dd0|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dnum|dd0|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dnum|dd0|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dnum|dd0|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dnum|dd0|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\dnum|dd0|converter|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dnum|dd1|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dnum|dd1|converter|WideOr5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dnum|dd1|converter|WideOr4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dnum|dd1|converter|WideOr3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dnum|dd1|converter|WideOr2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dnum|dd1|converter|WideOr1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dnum|dd1|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dnum|dd2|converter|WideOr6~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dnum|dd2|converter|WideOr5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dnum|dd2|converter|WideOr4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dnum|dd2|converter|WideOr3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dnum|dd2|converter|WideOr2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dnum|dd2|converter|WideOr1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\dnum|dd2|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dnum|dd2|eno~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N0
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~10  = CARRY(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N18
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~2  ))
// \cpu|Add1~6  = CARRY(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N21
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db|Add0~78  = CARRY(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \db|sync|buff[0]~feeder (
// Equation(s):
// \db|sync|buff[0]~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|sync|buff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|sync|buff[0]~feeder .extended_lut = "off";
defparam \db|sync|buff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db|sync|buff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N1
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|sync|buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N59
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N57
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|sync|y [0] & ( \db|Equal0~5_combout  ) ) # ( !\db|sync|y [0] & ( \db|Equal0~5_combout  ) ) # ( \db|sync|y [0] & ( !\db|Equal0~5_combout  & ( \db|y~q  ) ) ) # ( !\db|sync|y [0] & ( !\db|Equal0~5_combout  & ( !\db|y~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(gnd),
	.datae(!\db|sync|y [0]),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hF0F00F0FFFFFFFFF;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N33
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~74  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~70  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~10  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N41
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~6  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N44
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~2  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~18  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~14  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N52
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N54
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~34  = CARRY(( \db|cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N56
dffeas \db|cnt[8]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~30  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N59
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~26  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N1
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~22  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N55
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( \db|cnt [8] & ( (!\db|cnt [10] & (!\db|cnt [11] & \db|cnt [9])) ) )

	.dataa(gnd),
	.datab(!\db|cnt [10]),
	.datac(!\db|cnt [11]),
	.datad(!\db|cnt [9]),
	.datae(gnd),
	.dataf(!\db|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h0000000000C000C0;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N6
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~82  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N7
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N9
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~46  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N11
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~42  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N15
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~50  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N17
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~54  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N20
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N21
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~58  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(!\db|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N23
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~62  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(\db|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N27
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~62  ))
// \db|Add0~66  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~62  ))

	.dataa(!\db|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(\db|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N29
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N31
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N0
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( \db|cnt [1] & ( (\db|cnt [0] & (\db|cnt [2] & !\db|cnt [12])) ) )

	.dataa(!\db|cnt [0]),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(!\db|cnt [12]),
	.datae(gnd),
	.dataf(!\db|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0000000005000500;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( !\db|cnt [19] & ( \db|cnt [18] & ( (\db|cnt [17] & (\db|cnt [15] & !\db|cnt [16])) ) ) )

	.dataa(!\db|cnt [17]),
	.datab(!\db|cnt [15]),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(!\db|cnt [19]),
	.dataf(!\db|cnt [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000010100000;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( \db|Equal0~2_combout  & ( \db|Equal0~1_combout  & ( (\db|cnt [13] & (\db|cnt [20] & \db|cnt [14])) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [13]),
	.datac(!\db|cnt [20]),
	.datad(!\db|cnt [14]),
	.datae(!\db|Equal0~2_combout ),
	.dataf(!\db|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h0000000000000003;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \db|Equal0~4 (
// Equation(s):
// \db|Equal0~4_combout  = ( \db|Equal0~3_combout  & ( (\db|cnt [6] & (\db|Equal0~0_combout  & !\db|cnt [7])) ) )

	.dataa(!\db|cnt [6]),
	.datab(gnd),
	.datac(!\db|Equal0~0_combout ),
	.datad(!\db|cnt [7]),
	.datae(gnd),
	.dataf(!\db|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~4 .extended_lut = "off";
defparam \db|Equal0~4 .lut_mask = 64'h0000000005000500;
defparam \db|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N9
cyclonev_lcell_comb \db|Equal0~5 (
// Equation(s):
// \db|Equal0~5_combout  = ( \db|Equal0~4_combout  & ( (\db|cnt [4] & (\db|cnt [3] & !\db|cnt [5])) ) )

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(!\db|cnt [3]),
	.datad(!\db|cnt [5]),
	.datae(gnd),
	.dataf(!\db|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~5 .extended_lut = "off";
defparam \db|Equal0~5 .lut_mask = 64'h0000000003000300;
defparam \db|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N39
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( !\db|y~q  & ( \db|Equal0~5_combout  ) ) # ( \db|y~q  & ( !\db|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db|y~q ),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N41
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N33
cyclonev_lcell_comb \cpu|Pmem|data[32]~8 (
// Equation(s):
// \cpu|Pmem|data[32]~8_combout  = ( \cpu|IP [1] & ( (\cpu|IP [3] & (!\cpu|IP [0] & !\cpu|IP [2])) ) ) # ( !\cpu|IP [1] & ( (!\cpu|IP [3] & (!\cpu|IP [0] & !\cpu|IP [2])) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[32]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[32]~8 .extended_lut = "off";
defparam \cpu|Pmem|data[32]~8 .lut_mask = 64'hC000C00030003000;
defparam \cpu|Pmem|data[32]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N54
cyclonev_lcell_comb \cpu|Pmem|data[32]~9 (
// Equation(s):
// \cpu|Pmem|data[32]~9_combout  = ( \cpu|IP [7] & ( \cpu|Pmem|data[32]~8_combout  ) ) # ( !\cpu|IP [7] & ( \cpu|Pmem|data[32]~8_combout  & ( !\cpu|Pmem|WideOr2~1_combout  ) ) ) # ( \cpu|IP [7] & ( !\cpu|Pmem|data[32]~8_combout  ) ) # ( !\cpu|IP [7] & ( 
// !\cpu|Pmem|data[32]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|data[32]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[32]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[32]~9 .extended_lut = "off";
defparam \cpu|Pmem|data[32]~9 .lut_mask = 64'hFFFFFFFFF0F0FFFF;
defparam \cpu|Pmem|data[32]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N30
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~46  = CARRY(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000000000003333;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N33
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N35
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N36
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~58  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N38
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~54  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N41
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N42
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N44
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N45
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N47
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N48
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N49
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N51
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(!\cpu|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N53
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N54
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N56
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N57
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(!\cpu|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N58
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N1
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(!\cpu|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N5
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~38  = CARRY(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N8
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N11
dffeas \cpu|cnt[13]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~2  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N14
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N15
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N16
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N19
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~82  = CARRY(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N26
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N27
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N32
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N33
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(!\cpu|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N35
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N36
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N37
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N13
dffeas \cpu|cnt[14]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N6
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|cnt [6] & ( !\cpu|cnt[14]~DUPLICATE_q  & ( (!\cpu|cnt [9] & (!\cpu|cnt [5] & (!\cpu|cnt [22] & !\cpu|cnt [16]))) ) ) )

	.dataa(!\cpu|cnt [9]),
	.datab(!\cpu|cnt [5]),
	.datac(!\cpu|cnt [22]),
	.datad(!\cpu|cnt [16]),
	.datae(!\cpu|cnt [6]),
	.dataf(!\cpu|cnt[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N15
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [7] & ( !\cpu|cnt [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cnt [8]),
	.datae(gnd),
	.dataf(!\cpu|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = (\cpu|Equal0~0_combout  & \cpu|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal0~0_combout ),
	.datad(!\cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|cnt [20] & ( (\cpu|cnt [19] & (\cpu|cnt [15] & (\cpu|cnt [18] & \cpu|cnt [17]))) ) )

	.dataa(!\cpu|cnt [19]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [18]),
	.datad(!\cpu|cnt [17]),
	.datae(gnd),
	.dataf(!\cpu|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N10
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N42
cyclonev_lcell_comb \cpu|Equal0~5 (
// Equation(s):
// \cpu|Equal0~5_combout  = ( \cpu|cnt [0] & ( (\cpu|cnt [12] & (\cpu|cnt [13] & \cpu|cnt [11])) ) )

	.dataa(gnd),
	.datab(!\cpu|cnt [12]),
	.datac(!\cpu|cnt [13]),
	.datad(!\cpu|cnt [11]),
	.datae(gnd),
	.dataf(!\cpu|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~5 .extended_lut = "off";
defparam \cpu|Equal0~5 .lut_mask = 64'h0000000000030003;
defparam \cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N41
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N39
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [23] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N40
dffeas \cpu|cnt[23]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|cnt [3] & ( (\cpu|cnt [10] & (\cpu|cnt [4] & (\cpu|cnt[23]~DUPLICATE_q  & \cpu|cnt [2]))) ) )

	.dataa(!\cpu|cnt [10]),
	.datab(!\cpu|cnt [4]),
	.datac(!\cpu|cnt[23]~DUPLICATE_q ),
	.datad(!\cpu|cnt [2]),
	.datae(gnd),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N24
cyclonev_lcell_comb \cpu|Equal0~6 (
// Equation(s):
// \cpu|Equal0~6_combout  = ( \cpu|Equal0~5_combout  & ( \cpu|Equal0~3_combout  & ( (\cpu|cnt [1] & (\cpu|Equal0~2_combout  & (\cpu|Equal0~4_combout  & \cpu|cnt [21]))) ) ) )

	.dataa(!\cpu|cnt [1]),
	.datab(!\cpu|Equal0~2_combout ),
	.datac(!\cpu|Equal0~4_combout ),
	.datad(!\cpu|cnt [21]),
	.datae(!\cpu|Equal0~5_combout ),
	.dataf(!\cpu|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~6 .extended_lut = "off";
defparam \cpu|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N32
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N45
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|cnt[13]~DUPLICATE_q  & ( (!\cpu|cnt [0] & (!\cpu|cnt [12] & !\cpu|cnt [11])) ) )

	.dataa(!\cpu|cnt [0]),
	.datab(gnd),
	.datac(!\cpu|cnt [12]),
	.datad(!\cpu|cnt [11]),
	.datae(gnd),
	.dataf(!\cpu|cnt[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N34
dffeas \cpu|cnt[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = ( !\cpu|cnt[1]~DUPLICATE_q  & ( !\cpu|cnt [18] & ( (!\cpu|cnt [17] & (!\cpu|cnt [15] & (!\cpu|cnt [19] & !\cpu|cnt [20]))) ) ) )

	.dataa(!\cpu|cnt [17]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [19]),
	.datad(!\cpu|cnt [20]),
	.datae(!\cpu|cnt[1]~DUPLICATE_q ),
	.dataf(!\cpu|cnt [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~2 .extended_lut = "off";
defparam \cpu|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N18
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|cnt [2] & ( !\cpu|cnt [3] & ( (!\cpu|cnt [10] & (!\cpu|cnt [21] & (!\cpu|cnt[23]~DUPLICATE_q  & !\cpu|cnt [4]))) ) ) )

	.dataa(!\cpu|cnt [10]),
	.datab(!\cpu|cnt [21]),
	.datac(!\cpu|cnt[23]~DUPLICATE_q ),
	.datad(!\cpu|cnt [4]),
	.datae(!\cpu|cnt [2]),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y18_N29
dffeas \cpu|tbo|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|buff[0] .is_wysiwyg = "true";
defparam \cpu|tbo|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N2
dffeas \cpu|tbo|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|tbo|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|y[0] .is_wysiwyg = "true";
defparam \cpu|tbo|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N3
cyclonev_lcell_comb \cpu|comb~0 (
// Equation(s):
// \cpu|comb~0_combout  = ( !\cpu|tbo|y [0] & ( \cpu|Equal0~0_combout  & ( (!\cpu|Equal1~0_combout ) # ((!\cpu|Equal0~1_combout ) # ((!\cpu|Equal1~2_combout ) # (!\cpu|Equal1~1_combout ))) ) ) ) # ( !\cpu|tbo|y [0] & ( !\cpu|Equal0~0_combout  ) )

	.dataa(!\cpu|Equal1~0_combout ),
	.datab(!\cpu|Equal0~1_combout ),
	.datac(!\cpu|Equal1~2_combout ),
	.datad(!\cpu|Equal1~1_combout ),
	.datae(!\cpu|tbo|y [0]),
	.dataf(!\cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|comb~0 .extended_lut = "off";
defparam \cpu|comb~0 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \cpu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N33
cyclonev_lcell_comb \cpu|IP[3]~0 (
// Equation(s):
// \cpu|IP[3]~0_combout  = ( \cpu|comb~0_combout  & ( \db|y~q  ) ) # ( !\cpu|comb~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[3]~0 .extended_lut = "off";
defparam \cpu|IP[3]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \cpu|IP[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N2
dffeas \cpu|IP[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~9_sumout ),
	.asdata(\cpu|Pmem|Decoder0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N20
dffeas \cpu|IP[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N17
dffeas \cpu|IP[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N57
cyclonev_lcell_comb \cpu|Pmem|Decoder0~0 (
// Equation(s):
// \cpu|Pmem|Decoder0~0_combout  = ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP[6]~DUPLICATE_q  ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~0 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu|Pmem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N3
cyclonev_lcell_comb \cpu|Pmem|data[2]~3 (
// Equation(s):
// \cpu|Pmem|data[2]~3_combout  = ( \cpu|IP [1] & ( (\cpu|IP [2] & (\cpu|IP [0] & !\cpu|IP [4])) ) ) # ( !\cpu|IP [1] & ( (!\cpu|IP [2] & (!\cpu|IP [0] & \cpu|IP [4])) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [0]),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[2]~3 .extended_lut = "off";
defparam \cpu|Pmem|data[2]~3 .lut_mask = 64'h0088008811001100;
defparam \cpu|Pmem|data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N42
cyclonev_lcell_comb \cpu|Pmem|data[2]~4 (
// Equation(s):
// \cpu|Pmem|data[2]~4_combout  = ( !\cpu|IP [3] & ( (\cpu|Pmem|Decoder0~0_combout  & \cpu|Pmem|data[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|data[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[2]~4 .extended_lut = "off";
defparam \cpu|Pmem|data[2]~4 .lut_mask = 64'h0303030300000000;
defparam \cpu|Pmem|data[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N3
cyclonev_lcell_comb \cpu|Pmem|data[2]~5 (
// Equation(s):
// \cpu|Pmem|data[2]~5_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|data[2]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[2]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[2]~5 .extended_lut = "off";
defparam \cpu|Pmem|data[2]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N8
dffeas \cpu|IP[2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~17_sumout ),
	.asdata(\cpu|Pmem|data[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N5
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~25_sumout ),
	.asdata(\cpu|Pmem|Decoder0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \cpu|Pmem|data[13]~6 (
// Equation(s):
// \cpu|Pmem|data[13]~6_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & 
// !\cpu|IP[1]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[13]~6 .extended_lut = "off";
defparam \cpu|Pmem|data[13]~6 .lut_mask = 64'h2020202010101010;
defparam \cpu|Pmem|data[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N21
cyclonev_lcell_comb \cpu|Pmem|data[13]~7 (
// Equation(s):
// \cpu|Pmem|data[13]~7_combout  = (!\cpu|IP [7] & (\cpu|Pmem|data[13]~6_combout  & \cpu|Pmem|WideOr2~1_combout ))

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[13]~6_combout ),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[13]~7 .extended_lut = "off";
defparam \cpu|Pmem|data[13]~7 .lut_mask = 64'h000A000A000A000A;
defparam \cpu|Pmem|data[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr4~0 (
// Equation(s):
// \cpu|Pmem|WideOr4~0_combout  = ( \cpu|IP [3] & ( (\cpu|IP [1] & (!\cpu|IP [0] & !\cpu|IP [4])) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [1] & !\cpu|IP [0]) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~0 .lut_mask = 64'hC0C0C0C030003000;
defparam \cpu|Pmem|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr4~1 (
// Equation(s):
// \cpu|Pmem|WideOr4~1_combout  = ( !\cpu|IP[5]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~1 .lut_mask = 64'hC0C0C0C000000000;
defparam \cpu|Pmem|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr4~2 (
// Equation(s):
// \cpu|Pmem|WideOr4~2_combout  = ( \cpu|Pmem|WideOr4~1_combout  & ( (!\cpu|Pmem|WideOr4~0_combout ) # (\cpu|IP [7]) ) ) # ( !\cpu|Pmem|WideOr4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~2 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \cpu|Pmem|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N23
dffeas \cpu|IP[7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N27
cyclonev_lcell_comb \cpu|Pmem|Decoder0~5 (
// Equation(s):
// \cpu|Pmem|Decoder0~5_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~5 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~5 .lut_mask = 64'hF000F00000000000;
defparam \cpu|Pmem|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N14
dffeas \cpu|IP[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr5~0 (
// Equation(s):
// \cpu|Pmem|WideOr5~0_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  $ (\cpu|IP[0]~DUPLICATE_q )))) ) ) # ( !\cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & 
// ((!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q )) # (\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[4]~DUPLICATE_q )))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~0 .lut_mask = 64'h9800980080208020;
defparam \cpu|Pmem|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr5~1 (
// Equation(s):
// \cpu|Pmem|WideOr5~1_combout  = (\cpu|Pmem|Decoder0~5_combout  & \cpu|Pmem|WideOr5~0_combout )

	.dataa(!\cpu|Pmem|Decoder0~5_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~1 .lut_mask = 64'h0505050505050505;
defparam \cpu|Pmem|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N39
cyclonev_lcell_comb \cpu|Reg[0][7]~feeder (
// Equation(s):
// \cpu|Reg[0][7]~feeder_combout  = \cpu|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N0
cyclonev_lcell_comb \cpu|Pmem|data[29]~0 (
// Equation(s):
// \cpu|Pmem|data[29]~0_combout  = ( !\cpu|IP [1] & ( (!\cpu|IP [0] & (!\cpu|IP [2] $ (!\cpu|IP [4]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[29]~0 .extended_lut = "off";
defparam \cpu|Pmem|data[29]~0 .lut_mask = 64'h0CC00CC000000000;
defparam \cpu|Pmem|data[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N39
cyclonev_lcell_comb \cpu|Pmem|data[29]~1 (
// Equation(s):
// \cpu|Pmem|data[29]~1_combout  = (!\cpu|IP [3] & (\cpu|Pmem|Decoder0~0_combout  & \cpu|Pmem|data[29]~0_combout ))

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[29]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[29]~1 .extended_lut = "off";
defparam \cpu|Pmem|data[29]~1 .lut_mask = 64'h000C000C000C000C;
defparam \cpu|Pmem|data[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr1~0 (
// Equation(s):
// \cpu|Pmem|WideOr1~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP [4] & (!\cpu|IP [1] & (\cpu|IP [0] & \cpu|IP [2]))) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [4] & (\cpu|IP [2] & (!\cpu|IP [1] $ (\cpu|IP [0])))) # (\cpu|IP [4] & (!\cpu|IP [1] & (!\cpu|IP [0] & 
// !\cpu|IP [2]))) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~0 .lut_mask = 64'h4082408200080008;
defparam \cpu|Pmem|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr1~1 (
// Equation(s):
// \cpu|Pmem|WideOr1~1_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( \cpu|Pmem|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~1 .lut_mask = 64'h0000000033333333;
defparam \cpu|Pmem|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr3~0 (
// Equation(s):
// \cpu|Pmem|WideOr3~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  & \cpu|IP[0]~DUPLICATE_q )) ) ) # ( 
// !\cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[1]~DUPLICATE_q  $ (\cpu|IP[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~0 .lut_mask = 64'h300330030C300C30;
defparam \cpu|Pmem|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N39
cyclonev_lcell_comb \cpu|Pmem|Decoder0~1 (
// Equation(s):
// \cpu|Pmem|Decoder0~1_combout  = ( !\cpu|IP[6]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~1 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~1 .lut_mask = 64'hC000C00000000000;
defparam \cpu|Pmem|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr3~1 (
// Equation(s):
// \cpu|Pmem|WideOr3~1_combout  = ( \cpu|Pmem|Decoder0~1_combout  & ( \cpu|Pmem|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~1 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|Pmem|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N45
cyclonev_lcell_comb \cpu|Pmem|Decoder0~2 (
// Equation(s):
// \cpu|Pmem|Decoder0~2_combout  = ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~2 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~2 .lut_mask = 64'hA000A00000000000;
defparam \cpu|Pmem|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N45
cyclonev_lcell_comb \cpu|Pmem|Decoder0~3 (
// Equation(s):
// \cpu|Pmem|Decoder0~3_combout  = ( \cpu|Pmem|Decoder0~1_combout  & ( \cpu|Pmem|Decoder0~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~3 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Pmem|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \cpu|Selector5~1 (
// Equation(s):
// \cpu|Selector5~1_combout  = ( !\cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Reg[30][7]~q  & \cpu|Pmem|WideOr3~1_combout ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~1 .extended_lut = "off";
defparam \cpu|Selector5~1 .lut_mask = 64'h0055005500000000;
defparam \cpu|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N6
cyclonev_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = (!\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Reg[0][7]~q ))) # (\cpu|Pmem|WideOr2~2_combout  & (\cpu|Selector5~1_combout ))

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(!\cpu|Selector5~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~0 .extended_lut = "off";
defparam \cpu|Mux39~0 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \cpu|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N45
cyclonev_lcell_comb \cpu|cnum~0 (
// Equation(s):
// \cpu|cnum~0_combout  = ( \cpu|Mux39~0_combout  & ( \cpu|Selector22~2_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|IP [7]))) ) ) ) # ( !\cpu|Mux39~0_combout  & ( 
// \cpu|Selector22~2_combout  & ( ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|IP [7]))) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux39~0_combout  & ( !\cpu|Selector22~2_combout  & ( (\cpu|Pmem|data[2]~4_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|Pmem|data[2]~4_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Mux39~0_combout ),
	.dataf(!\cpu|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~0 .extended_lut = "off";
defparam \cpu|cnum~0 .lut_mask = 64'h00001020DFFFEFFF;
defparam \cpu|cnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \cpu|Pmem|WideOr1~2 (
// Equation(s):
// \cpu|Pmem|WideOr1~2_combout  = ( \cpu|Pmem|WideOr1~1_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|Pmem|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N24
cyclonev_lcell_comb \cpu|Mux64~0 (
// Equation(s):
// \cpu|Mux64~0_combout  = ( \cpu|IP [3] & ( (\cpu|Pmem|Decoder0~5_combout  & \cpu|Pmem|WideOr1~0_combout ) ) ) # ( !\cpu|IP [3] & ( (\cpu|Pmem|Decoder0~5_combout  & ((\cpu|Pmem|WideOr1~0_combout ) # (\cpu|Pmem|data[2]~3_combout ))) ) )

	.dataa(!\cpu|Pmem|data[2]~3_combout ),
	.datab(!\cpu|Pmem|Decoder0~5_combout ),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux64~0 .extended_lut = "off";
defparam \cpu|Mux64~0 .lut_mask = 64'h1313131303030303;
defparam \cpu|Mux64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N51
cyclonev_lcell_comb \cpu|Pmem|data[29]~2 (
// Equation(s):
// \cpu|Pmem|data[29]~2_combout  = ( \cpu|Pmem|data[29]~1_combout  & ( !\cpu|IP [7] ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[29]~2 .extended_lut = "off";
defparam \cpu|Pmem|data[29]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cpu|Pmem|data[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N51
cyclonev_lcell_comb \cpu|Selector7~1 (
// Equation(s):
// \cpu|Selector7~1_combout  = ( \cpu|Pmem|Decoder0~3_combout  & ( (!\cpu|Pmem|WideOr2~2_combout ) # (\cpu|Selector7~0_combout ) ) ) # ( !\cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Selector7~0_combout  & \cpu|Pmem|WideOr2~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector7~0_combout ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~1 .extended_lut = "off";
defparam \cpu|Selector7~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cpu|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N27
cyclonev_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = ( !\cpu|IP [7] & ( (\cpu|Pmem|WideOr1~1_combout  & !\cpu|Pmem|data[2]~4_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[2]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~0 .extended_lut = "off";
defparam \cpu|Mux55~0 .lut_mask = 64'h5050505000000000;
defparam \cpu|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N15
cyclonev_lcell_comb \cpu|Equal4~0 (
// Equation(s):
// \cpu|Equal4~0_combout  = ( !\cpu|Pmem|data[29]~2_combout  & ( \cpu|Mux55~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Mux55~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal4~0 .extended_lut = "off";
defparam \cpu|Equal4~0 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \cpu|Pmem|data[32]~11 (
// Equation(s):
// \cpu|Pmem|data[32]~11_combout  = ( \cpu|Pmem|data[32]~8_combout  & ( \cpu|Pmem|WideOr2~1_combout  ) )

	.dataa(!\cpu|Pmem|WideOr2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[32]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[32]~11 .extended_lut = "off";
defparam \cpu|Pmem|data[32]~11 .lut_mask = 64'h0000000055555555;
defparam \cpu|Pmem|data[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \cpu|Pmem|data[13]~10 (
// Equation(s):
// \cpu|Pmem|data[13]~10_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Pmem|data[13]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[13]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[13]~10 .extended_lut = "off";
defparam \cpu|Pmem|data[13]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Pmem|data[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr0~0 (
// Equation(s):
// \cpu|Pmem|WideOr0~0_combout  = ( \cpu|Pmem|Decoder0~6_combout  & ( (!\cpu|IP [1] & (((!\cpu|IP [0] & \cpu|IP [4])))) # (\cpu|IP [1] & (\cpu|IP [2] & (\cpu|IP [0] & !\cpu|IP [4]))) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~0 .lut_mask = 64'h0000000001C001C0;
defparam \cpu|Pmem|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N54
cyclonev_lcell_comb \cpu|Reg[31][5]~23 (
// Equation(s):
// \cpu|Reg[31][5]~23_combout  = ( !\db|y~q  & ( !\cpu|comb~0_combout  & ( (!\cpu|IP [7] & (!\cpu|Pmem|WideOr0~0_combout  & (!\cpu|Pmem|data[32]~11_combout  $ (!\cpu|Pmem|data[13]~10_combout )))) ) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|data[32]~11_combout ),
	.datac(!\cpu|Pmem|data[13]~10_combout ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(!\db|y~q ),
	.dataf(!\cpu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][5]~23 .extended_lut = "off";
defparam \cpu|Reg[31][5]~23 .lut_mask = 64'h2800000000000000;
defparam \cpu|Reg[31][5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N26
dffeas \cpu|Reg[31][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \cpu|Pmem|WideOr4~3 (
// Equation(s):
// \cpu|Pmem|WideOr4~3_combout  = ( \cpu|Pmem|WideOr4~0_combout  & ( !\cpu|Pmem|WideOr4~1_combout  ) ) # ( !\cpu|Pmem|WideOr4~0_combout  )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~3 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \cpu|Pmem|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr6~0 (
// Equation(s):
// \cpu|Pmem|WideOr6~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[4]~DUPLICATE_q  & (\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP [2])) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & ((!\cpu|IP[4]~DUPLICATE_q ) # (!\cpu|IP [2]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~0 .lut_mask = 64'hF0C0F0C00C000C00;
defparam \cpu|Pmem|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr6~1 (
// Equation(s):
// \cpu|Pmem|WideOr6~1_combout  = ( \cpu|IP [7] ) # ( !\cpu|IP [7] & ( ((!\cpu|Pmem|WideOr6~0_combout ) # (!\cpu|Pmem|Decoder0~0_combout )) # (\cpu|IP[0]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~0_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~1 .lut_mask = 64'hFFF5FFF5FFFFFFFF;
defparam \cpu|Pmem|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N48
cyclonev_lcell_comb \cpu|Pmem|Decoder0~4 (
// Equation(s):
// \cpu|Pmem|Decoder0~4_combout  = ( \cpu|IP[2]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[3]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q  & \cpu|Pmem|Decoder0~1_combout ))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~4 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~4 .lut_mask = 64'h0000000000020002;
defparam \cpu|Pmem|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N48
cyclonev_lcell_comb \cpu|Reg[25][7]~7 (
// Equation(s):
// \cpu|Reg[25][7]~7_combout  = ( !\cpu|IP [7] & ( \cpu|Pmem|WideOr4~0_combout  & ( (\cpu|Pmem|data[32]~8_combout  & (!\cpu|Pmem|data[13]~6_combout  & (\cpu|Pmem|WideOr2~1_combout  & \cpu|Pmem|WideOr4~1_combout ))) ) ) )

	.dataa(!\cpu|Pmem|data[32]~8_combout ),
	.datab(!\cpu|Pmem|data[13]~6_combout ),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(!\cpu|Pmem|WideOr4~1_combout ),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~7 .extended_lut = "off";
defparam \cpu|Reg[25][7]~7 .lut_mask = 64'h0000000000040000;
defparam \cpu|Reg[25][7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N54
cyclonev_lcell_comb \cpu|Reg[25][7]~8 (
// Equation(s):
// \cpu|Reg[25][7]~8_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|WideOr6~0_combout ) # (\cpu|IP [0])))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|WideOr6~0_combout ),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~8 .extended_lut = "off";
defparam \cpu|Reg[25][7]~8 .lut_mask = 64'h0000000020222022;
defparam \cpu|Reg[25][7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N18
cyclonev_lcell_comb \cpu|Reg[24][7]~9 (
// Equation(s):
// \cpu|Reg[24][7]~9_combout  = ( \cpu|Reg[25][7]~8_combout  & ( !\cpu|Pmem|WideOr0~0_combout  & ( (!\cpu|comb~0_combout  & (\cpu|Reg[25][7]~7_combout  & (!\cpu|Pmem|Decoder0~4_combout  & !\db|y~q ))) ) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(!\cpu|Reg[25][7]~7_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\db|y~q ),
	.datae(!\cpu|Reg[25][7]~8_combout ),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[24][7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[24][7]~9 .extended_lut = "off";
defparam \cpu|Reg[24][7]~9 .lut_mask = 64'h0000200000000000;
defparam \cpu|Reg[24][7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N22
dffeas \cpu|Reg[24][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][7] .is_wysiwyg = "true";
defparam \cpu|Reg[24][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N36
cyclonev_lcell_comb \cpu|Reg[25][7]~10 (
// Equation(s):
// \cpu|Reg[25][7]~10_combout  = ( \cpu|Reg[25][7]~8_combout  & ( !\cpu|Pmem|WideOr0~0_combout  & ( (\cpu|Pmem|Decoder0~4_combout  & (!\db|y~q  & (!\cpu|comb~0_combout  & \cpu|Reg[25][7]~7_combout ))) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~4_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|comb~0_combout ),
	.datad(!\cpu|Reg[25][7]~7_combout ),
	.datae(!\cpu|Reg[25][7]~8_combout ),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~10 .extended_lut = "off";
defparam \cpu|Reg[25][7]~10 .lut_mask = 64'h0000004000000000;
defparam \cpu|Reg[25][7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N8
dffeas \cpu|Reg[25][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][7] .is_wysiwyg = "true";
defparam \cpu|Reg[25][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N6
cyclonev_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = ( \cpu|Reg[30][7]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (!\cpu|Pmem|Decoder0~4_combout )) # (\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|Decoder0~4_combout  & (\cpu|Reg[24][7]~q )) # (\cpu|Pmem|Decoder0~4_combout  & 
// ((\cpu|Reg[25][7]~q ))))) ) ) # ( !\cpu|Reg[30][7]~q  & ( (\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|Decoder0~4_combout  & (\cpu|Reg[24][7]~q )) # (\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[25][7]~q ))))) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Reg[24][7]~q ),
	.datad(!\cpu|Reg[25][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~0 .extended_lut = "off";
defparam \cpu|Selector22~0 .lut_mask = 64'h041504158C9D8C9D;
defparam \cpu|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N27
cyclonev_lcell_comb \cpu|Selector22~3 (
// Equation(s):
// \cpu|Selector22~3_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector22~0_combout  ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector22~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector22~0_combout ),
	.datad(!\cpu|Selector22~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~3 .extended_lut = "off";
defparam \cpu|Selector22~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr2~0 (
// Equation(s):
// \cpu|Pmem|WideOr2~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP[0]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[1]~DUPLICATE_q )) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  $ 
// (\cpu|IP[1]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[0]~DUPLICATE_q ),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~0 .lut_mask = 64'h2211221111001100;
defparam \cpu|Pmem|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr2~3 (
// Equation(s):
// \cpu|Pmem|WideOr2~3_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Pmem|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N51
cyclonev_lcell_comb \cpu|Reg[31][5]~17 (
// Equation(s):
// \cpu|Reg[31][5]~17_combout  = ( !\cpu|Pmem|WideOr0~0_combout  & ( (\cpu|Reg[31][5]~23_combout  & (!\cpu|Pmem|data[32]~9_combout  $ (\cpu|Pmem|data[13]~7_combout ))) ) )

	.dataa(!\cpu|Pmem|data[32]~9_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[13]~7_combout ),
	.datad(!\cpu|Reg[31][5]~23_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][5]~17 .extended_lut = "off";
defparam \cpu|Reg[31][5]~17 .lut_mask = 64'h00A500A500000000;
defparam \cpu|Reg[31][5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N32
dffeas \cpu|Reg[31][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \cpu|Equal5~0 (
// Equation(s):
// \cpu|Equal5~0_combout  = (!\cpu|Pmem|data[2]~5_combout  & (!\cpu|Pmem|WideOr1~2_combout  & \cpu|Pmem|data[29]~2_combout ))

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[2]~5_combout ),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|Pmem|data[29]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal5~0 .extended_lut = "off";
defparam \cpu|Equal5~0 .lut_mask = 64'h00C000C000C000C0;
defparam \cpu|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N12
cyclonev_lcell_comb \cpu|Selector301~0 (
// Equation(s):
// \cpu|Selector301~0_combout  = ( \cpu|Reg[31][5]~q  & ( (!\cpu|Equal4~0_combout  & (((!\cpu|Equal5~0_combout ) # (\cpu|Selector7~1_combout )))) # (\cpu|Equal4~0_combout  & (\cpu|Selector0~0_combout )) ) ) # ( !\cpu|Reg[31][5]~q  & ( (!\cpu|Equal4~0_combout 
//  & (((\cpu|Equal5~0_combout  & \cpu|Selector7~1_combout )))) # (\cpu|Equal4~0_combout  & (\cpu|Selector0~0_combout )) ) )

	.dataa(!\cpu|Selector0~0_combout ),
	.datab(!\cpu|Equal5~0_combout ),
	.datac(!\cpu|Selector7~1_combout ),
	.datad(!\cpu|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector301~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector301~0 .extended_lut = "off";
defparam \cpu|Selector301~0 .lut_mask = 64'h03550355CF55CF55;
defparam \cpu|Selector301~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N30
cyclonev_lcell_comb \cpu|Reg[31][5]~18 (
// Equation(s):
// \cpu|Reg[31][5]~18_combout  = ( \cpu|Selector301~0_combout  & ( (!\cpu|Reg[31][5]~17_combout  & (!\cpu|Reg[31][5]~23_combout  & ((\cpu|Reg[31][5]~q )))) # (\cpu|Reg[31][5]~17_combout  & (((!\cpu|Pmem|data[32]~9_combout ) # (\cpu|Reg[31][5]~q )))) ) ) # ( 
// !\cpu|Selector301~0_combout  & ( (\cpu|Reg[31][5]~q  & ((!\cpu|Reg[31][5]~23_combout ) # ((\cpu|Reg[31][5]~17_combout  & \cpu|Pmem|data[32]~9_combout )))) ) )

	.dataa(!\cpu|Reg[31][5]~17_combout ),
	.datab(!\cpu|Reg[31][5]~23_combout ),
	.datac(!\cpu|Pmem|data[32]~9_combout ),
	.datad(!\cpu|Reg[31][5]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector301~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][5]~18 .extended_lut = "off";
defparam \cpu|Reg[31][5]~18 .lut_mask = 64'h00CD00CD50DD50DD;
defparam \cpu|Reg[31][5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N31
dffeas \cpu|Reg[31][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N0
cyclonev_lcell_comb \cpu|Reg[30][6]~feeder (
// Equation(s):
// \cpu|Reg[30][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N27
cyclonev_lcell_comb \cpu|Reg[0][6]~feeder (
// Equation(s):
// \cpu|Reg[0][6]~feeder_combout  = \cpu|Selector10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N57
cyclonev_lcell_comb \cpu|Equal1~3 (
// Equation(s):
// \cpu|Equal1~3_combout  = ( \cpu|Equal1~1_combout  & ( (\cpu|Equal1~0_combout  & \cpu|Equal1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal1~0_combout ),
	.datad(!\cpu|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~3 .extended_lut = "off";
defparam \cpu|Equal1~3 .lut_mask = 64'h00000000000F000F;
defparam \cpu|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N39
cyclonev_lcell_comb \cpu|Reg[25][7]~2 (
// Equation(s):
// \cpu|Reg[25][7]~2_combout  = ( !\cpu|Pmem|WideOr0~0_combout  & ( (!\db|y~q  & (((\cpu|Equal0~2_combout  & \cpu|Equal1~3_combout )) # (\cpu|tbo|y [0]))) ) )

	.dataa(!\cpu|Equal0~2_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\cpu|tbo|y [0]),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[25][7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[25][7]~2 .extended_lut = "off";
defparam \cpu|Reg[25][7]~2 .lut_mask = 64'h1F001F0000000000;
defparam \cpu|Reg[25][7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N18
cyclonev_lcell_comb \cpu|Reg[0][2]~4 (
// Equation(s):
// \cpu|Reg[0][2]~4_combout  = ( !\cpu|IP [4] & ( \cpu|IP [3] & ( (\cpu|Pmem|Decoder0~5_combout  & ((!\cpu|IP [1] & (\cpu|IP [2] & \cpu|IP [0])) # (\cpu|IP [1] & (!\cpu|IP [2] & !\cpu|IP [0])))) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [3] & ( 
// (\cpu|Pmem|Decoder0~5_combout  & (!\cpu|IP [1] & (!\cpu|IP [2] & !\cpu|IP [0]))) ) ) ) # ( !\cpu|IP [4] & ( !\cpu|IP [3] & ( (\cpu|Pmem|Decoder0~5_combout  & (!\cpu|IP [1] & !\cpu|IP [0])) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~5_combout ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [0]),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~4 .extended_lut = "off";
defparam \cpu|Reg[0][2]~4 .lut_mask = 64'h4400400010040000;
defparam \cpu|Reg[0][2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N57
cyclonev_lcell_comb \cpu|Reg[0][2]~5 (
// Equation(s):
// \cpu|Reg[0][2]~5_combout  = ( !\cpu|Pmem|WideOr4~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout ) # (\cpu|Reg[0][2]~4_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Reg[0][2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~5 .extended_lut = "off";
defparam \cpu|Reg[0][2]~5 .lut_mask = 64'hAAFFAAFF00000000;
defparam \cpu|Reg[0][2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \cpu|Reg[0][7]~6 (
// Equation(s):
// \cpu|Reg[0][7]~6_combout  = ( \cpu|Reg[0][2]~5_combout  & ( (\cpu|Pmem|data[32]~9_combout  & (\cpu|Reg[25][7]~2_combout  & (!\cpu|Pmem|WideOr2~2_combout  & \cpu|Pmem|data[13]~7_combout ))) ) ) # ( !\cpu|Reg[0][2]~5_combout  & ( (\cpu|Reg[25][7]~2_combout  
// & ((!\cpu|Pmem|data[32]~9_combout  & ((!\cpu|Pmem|data[13]~7_combout ))) # (\cpu|Pmem|data[32]~9_combout  & (!\cpu|Pmem|WideOr2~2_combout  & \cpu|Pmem|data[13]~7_combout )))) ) )

	.dataa(!\cpu|Pmem|data[32]~9_combout ),
	.datab(!\cpu|Reg[25][7]~2_combout ),
	.datac(!\cpu|Pmem|WideOr2~2_combout ),
	.datad(!\cpu|Pmem|data[13]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~6 .extended_lut = "off";
defparam \cpu|Reg[0][7]~6 .lut_mask = 64'h2210221000100010;
defparam \cpu|Reg[0][7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N29
dffeas \cpu|Reg[0][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6] .is_wysiwyg = "true";
defparam \cpu|Reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N24
cyclonev_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector5~0_combout  ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( \cpu|Reg[0][6]~q  ) )

	.dataa(!\cpu|Reg[0][6]~q ),
	.datab(gnd),
	.datac(!\cpu|Selector5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~0 .extended_lut = "off";
defparam \cpu|Mux32~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \cpu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N0
cyclonev_lcell_comb \cpu|Reg[6][7]~11 (
// Equation(s):
// \cpu|Reg[6][7]~11_combout  = ( !\db|y~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Reg[0][2]~4_combout  & (!\cpu|Pmem|WideOr0~0_combout  & (!\cpu|comb~0_combout  & \cpu|Reg[25][7]~7_combout ))) ) ) )

	.dataa(!\cpu|Reg[0][2]~4_combout ),
	.datab(!\cpu|Pmem|WideOr0~0_combout ),
	.datac(!\cpu|comb~0_combout ),
	.datad(!\cpu|Reg[25][7]~7_combout ),
	.datae(!\db|y~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[6][7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[6][7]~11 .extended_lut = "off";
defparam \cpu|Reg[6][7]~11 .lut_mask = 64'h0080000000000000;
defparam \cpu|Reg[6][7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N38
dffeas \cpu|Reg[6][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][5] .is_wysiwyg = "true";
defparam \cpu|Reg[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N12
cyclonev_lcell_comb \cpu|Reg[0][5]~feeder (
// Equation(s):
// \cpu|Reg[0][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N14
dffeas \cpu|Reg[0][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5] .is_wysiwyg = "true";
defparam \cpu|Reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N6
cyclonev_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = ( \cpu|Selector5~7_combout  & ( (\cpu|Pmem|WideOr2~2_combout ) # (\cpu|Reg[0][5]~q ) ) ) # ( !\cpu|Selector5~7_combout  & ( (\cpu|Reg[0][5]~q  & !\cpu|Pmem|WideOr2~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[0][5]~q ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~0 .extended_lut = "off";
defparam \cpu|Mux33~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \cpu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \cpu|cnum~22 (
// Equation(s):
// \cpu|cnum~22_combout  = ( \cpu|Mux33~0_combout  & ( \cpu|Selector24~2_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr1~1_combout ))) ) ) ) # ( !\cpu|Mux33~0_combout  & ( 
// \cpu|Selector24~2_combout  & ( ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr1~1_combout ))) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux33~0_combout  & ( !\cpu|Selector24~2_combout  & ( (\cpu|Pmem|data[2]~4_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|Pmem|data[2]~4_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Mux33~0_combout ),
	.dataf(!\cpu|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~22 .extended_lut = "off";
defparam \cpu|cnum~22 .lut_mask = 64'h00001200DFFFEFFF;
defparam \cpu|cnum~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N15
cyclonev_lcell_comb \cpu|Selector12~0 (
// Equation(s):
// \cpu|Selector12~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector2~0_combout  & ( (!\cpu|Equal5~0_combout  & ((!\cpu|Equal4~0_combout  & ((\cpu|Selector5~6_combout ))) # (\cpu|Equal4~0_combout  & (\cpu|Selector5~5_combout )))) ) ) ) # ( 
// \cpu|Pmem|WideOr2~2_combout  & ( !\cpu|Selector2~0_combout  & ( ((!\cpu|Equal4~0_combout  & ((\cpu|Selector5~6_combout ))) # (\cpu|Equal4~0_combout  & (\cpu|Selector5~5_combout ))) # (\cpu|Equal5~0_combout ) ) ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( 
// !\cpu|Selector2~0_combout  & ( \cpu|Equal5~0_combout  ) ) )

	.dataa(!\cpu|Equal5~0_combout ),
	.datab(!\cpu|Selector5~5_combout ),
	.datac(!\cpu|Selector5~6_combout ),
	.datad(!\cpu|Equal4~0_combout ),
	.datae(!\cpu|Pmem|WideOr2~2_combout ),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector12~0 .extended_lut = "off";
defparam \cpu|Selector12~0 .lut_mask = 64'h55555F7700000A22;
defparam \cpu|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N14
dffeas \cpu|Reg[24][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][4] .is_wysiwyg = "true";
defparam \cpu|Reg[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N50
dffeas \cpu|Reg[25][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][4] .is_wysiwyg = "true";
defparam \cpu|Reg[25][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N9
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = ( \cpu|Selector12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \cpu|Reg[0][4]~feeder (
// Equation(s):
// \cpu|Reg[0][4]~feeder_combout  = \cpu|Selector12~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N37
dffeas \cpu|Reg[0][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4] .is_wysiwyg = "true";
defparam \cpu|Reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N15
cyclonev_lcell_comb \cpu|Reg[0][3]~feeder (
// Equation(s):
// \cpu|Reg[0][3]~feeder_combout  = \cpu|Selector13~0_combout 

	.dataa(!\cpu|Selector13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N9
cyclonev_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (!\cpu|Pmem|WideOr2~2_combout  & (\cpu|Reg[0][3]~q )) # (\cpu|Pmem|WideOr2~2_combout  & ((\cpu|Selector5~5_combout )))

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][3]~q ),
	.datad(!\cpu|Selector5~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~0 .extended_lut = "off";
defparam \cpu|Mux35~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \cpu|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N54
cyclonev_lcell_comb \cpu|cnum~13 (
// Equation(s):
// \cpu|cnum~13_combout  = ( \cpu|Mux35~0_combout  & ( \cpu|Selector26~2_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # (((!\cpu|Pmem|data[2]~4_combout ) # (\cpu|Pmem|WideOr1~1_combout )) # (\cpu|IP [7])) ) ) ) # ( !\cpu|Mux35~0_combout  & ( 
// \cpu|Selector26~2_combout  & ( (((!\cpu|Pmem|data[2]~4_combout ) # (\cpu|Pmem|WideOr1~1_combout )) # (\cpu|IP [7])) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux35~0_combout  & ( !\cpu|Selector26~2_combout  & ( (!\cpu|IP [7] & 
// (\cpu|Pmem|data[2]~4_combout  & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|Pmem|data[2]~4_combout ),
	.datae(!\cpu|Mux35~0_combout ),
	.dataf(!\cpu|Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~13 .extended_lut = "off";
defparam \cpu|cnum~13 .lut_mask = 64'h00000048FF7FFFBF;
defparam \cpu|cnum~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N48
cyclonev_lcell_comb \cpu|Reg[0][1]~feeder (
// Equation(s):
// \cpu|Reg[0][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N47
dffeas \cpu|Reg[6][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][1] .is_wysiwyg = "true";
defparam \cpu|Reg[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N45
cyclonev_lcell_comb \cpu|Selector28~1 (
// Equation(s):
// \cpu|Selector28~1_combout  = ( \cpu|Reg[0][1]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[6][1]~q ) # (\cpu|Pmem|WideOr6~1_combout ))) ) ) # ( !\cpu|Reg[0][1]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (!\cpu|Pmem|Decoder0~4_combout  & 
// \cpu|Reg[6][1]~q )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Reg[6][1]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~1 .extended_lut = "off";
defparam \cpu|Selector28~1 .lut_mask = 64'h00C000C030F030F0;
defparam \cpu|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N4
dffeas \cpu|Reg[24][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][1] .is_wysiwyg = "true";
defparam \cpu|Reg[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N11
dffeas \cpu|Reg[25][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][1] .is_wysiwyg = "true";
defparam \cpu|Reg[25][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \cpu|Reg[30][0]~0 (
// Equation(s):
// \cpu|Reg[30][0]~0_combout  = ( !\cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Pmem|WideOr3~1_combout  & (\cpu|Pmem|data[32]~9_combout  & \cpu|Pmem|WideOr2~2_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr3~1_combout ),
	.datac(!\cpu|Pmem|data[32]~9_combout ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~0 .extended_lut = "off";
defparam \cpu|Reg[30][0]~0 .lut_mask = 64'h0003000300000000;
defparam \cpu|Reg[30][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \cpu|Reg[30][0]~1 (
// Equation(s):
// \cpu|Reg[30][0]~1_combout  = ( !\cpu|Pmem|data[32]~9_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (\cpu|Pmem|WideOr5~1_combout  & (!\cpu|Pmem|Decoder0~4_combout  & !\cpu|Pmem|WideOr6~1_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Pmem|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[32]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~1 .extended_lut = "off";
defparam \cpu|Reg[30][0]~1 .lut_mask = 64'h2000200000000000;
defparam \cpu|Reg[30][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N12
cyclonev_lcell_comb \cpu|Reg[30][0]~3 (
// Equation(s):
// \cpu|Reg[30][0]~3_combout  = ( \cpu|Pmem|data[13]~7_combout  & ( (\cpu|Pmem|data[32]~9_combout  & (\cpu|Reg[25][7]~2_combout  & ((\cpu|Reg[30][0]~1_combout ) # (\cpu|Reg[30][0]~0_combout )))) ) ) # ( !\cpu|Pmem|data[13]~7_combout  & ( 
// (!\cpu|Pmem|data[32]~9_combout  & (\cpu|Reg[25][7]~2_combout  & ((\cpu|Reg[30][0]~1_combout ) # (\cpu|Reg[30][0]~0_combout )))) ) )

	.dataa(!\cpu|Pmem|data[32]~9_combout ),
	.datab(!\cpu|Reg[25][7]~2_combout ),
	.datac(!\cpu|Reg[30][0]~0_combout ),
	.datad(!\cpu|Reg[30][0]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~3 .extended_lut = "off";
defparam \cpu|Reg[30][0]~3 .lut_mask = 64'h0222022201110111;
defparam \cpu|Reg[30][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N7
dffeas \cpu|Reg[30][1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N9
cyclonev_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = ( \cpu|Reg[30][1]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout ) # ((\cpu|Reg[24][1]~q )))) # (\cpu|Pmem|Decoder0~4_combout  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[25][1]~q )))) ) ) # 
// ( !\cpu|Reg[30][1]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|Decoder0~4_combout  & (\cpu|Reg[24][1]~q )) # (\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[25][1]~q ))))) ) )

	.dataa(!\cpu|Pmem|Decoder0~4_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Reg[24][1]~q ),
	.datad(!\cpu|Reg[25][1]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~0 .extended_lut = "off";
defparam \cpu|Selector28~0 .lut_mask = 64'h021302138A9B8A9B;
defparam \cpu|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N42
cyclonev_lcell_comb \cpu|Selector28~2 (
// Equation(s):
// \cpu|Selector28~2_combout  = ( \cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Selector28~1_combout ) # (\cpu|Pmem|WideOr5~1_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr6~1_combout )) ) ) # ( 
// !\cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((!\cpu|Pmem|WideOr5~1_combout  & \cpu|Selector28~1_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr6~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Selector28~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~2 .extended_lut = "off";
defparam \cpu|Selector28~2 .lut_mask = 64'h44E444E44EEE4EEE;
defparam \cpu|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \cpu|cnum~5 (
// Equation(s):
// \cpu|cnum~5_combout  = ( \cpu|Mux37~0_combout  & ( \cpu|Selector28~2_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr1~1_combout ))) ) ) ) # ( !\cpu|Mux37~0_combout  & ( 
// \cpu|Selector28~2_combout  & ( ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|IP [7]) # (\cpu|Pmem|WideOr1~1_combout ))) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux37~0_combout  & ( !\cpu|Selector28~2_combout  & ( (\cpu|Pmem|data[2]~4_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|Pmem|data[2]~4_combout ),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Mux37~0_combout ),
	.dataf(!\cpu|Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~5 .extended_lut = "off";
defparam \cpu|cnum~5 .lut_mask = 64'h00001200DFFFEFFF;
defparam \cpu|cnum~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N51
cyclonev_lcell_comb \cpu|Selector28~3 (
// Equation(s):
// \cpu|Selector28~3_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector28~0_combout  ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector28~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector28~0_combout ),
	.datad(!\cpu|Selector28~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~3 .extended_lut = "off";
defparam \cpu|Selector28~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \cpu|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr6~2 (
// Equation(s):
// \cpu|Pmem|WideOr6~2_combout  = ( \cpu|Pmem|Decoder0~0_combout  & ( \cpu|Pmem|WideOr6~0_combout  & ( \cpu|IP [0] ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( \cpu|Pmem|WideOr6~0_combout  ) ) # ( \cpu|Pmem|Decoder0~0_combout  & ( 
// !\cpu|Pmem|WideOr6~0_combout  ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Pmem|WideOr6~0_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|IP [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|Decoder0~0_combout ),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~2 .lut_mask = 64'hFFFFFFFFFFFF3333;
defparam \cpu|Pmem|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N59
dffeas \cpu|Reg[6][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][0] .is_wysiwyg = "true";
defparam \cpu|Reg[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N45
cyclonev_lcell_comb \cpu|Reg[0][0]~feeder (
// Equation(s):
// \cpu|Reg[0][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \cpu|Reg[0][2]~feeder (
// Equation(s):
// \cpu|Reg[0][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N8
dffeas \cpu|Reg[25][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][2] .is_wysiwyg = "true";
defparam \cpu|Reg[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N28
dffeas \cpu|Reg[24][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][2] .is_wysiwyg = "true";
defparam \cpu|Reg[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N6
cyclonev_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ( \cpu|Reg[24][2]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & (((\cpu|Reg[30][2]~q )) # (\cpu|Pmem|WideOr6~1_combout ))) # (\cpu|Pmem|Decoder0~4_combout  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[25][2]~q )))) ) ) # ( 
// !\cpu|Reg[24][2]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][2]~q ))) # (\cpu|Pmem|Decoder0~4_combout  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[25][2]~q )))) ) )

	.dataa(!\cpu|Pmem|Decoder0~4_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\cpu|Reg[25][2]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[24][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~0 .extended_lut = "off";
defparam \cpu|Selector27~0 .lut_mask = 64'h081908192A3B2A3B;
defparam \cpu|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N10
dffeas \cpu|Reg[0][2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N32
dffeas \cpu|Reg[6][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][2] .is_wysiwyg = "true";
defparam \cpu|Reg[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N30
cyclonev_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = ( !\cpu|Pmem|WideOr5~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[6][2]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][2]~DUPLICATE_q 
// ))))) # (\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr6~1_combout )) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Selector27~0_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr6~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Selector27~0_combout ),
	.datad(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Reg[6][2]~q ),
	.datag(!\cpu|Pmem|Decoder0~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~1 .extended_lut = "on";
defparam \cpu|Selector27~1 .lut_mask = 64'h44644E4EC4E44E4E;
defparam \cpu|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N21
cyclonev_lcell_comb \cpu|cnum~9 (
// Equation(s):
// \cpu|cnum~9_combout  = ( \cpu|Mux36~0_combout  & ( \cpu|Selector27~1_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|IP [7]))) ) ) ) # ( !\cpu|Mux36~0_combout  & ( 
// \cpu|Selector27~1_combout  & ( ((!\cpu|Pmem|data[2]~4_combout ) # ((\cpu|Pmem|WideOr1~1_combout ) # (\cpu|IP [7]))) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux36~0_combout  & ( !\cpu|Selector27~1_combout  & ( (\cpu|Pmem|data[2]~4_combout  & 
// (!\cpu|IP [7] & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|Pmem|data[2]~4_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Mux36~0_combout ),
	.dataf(!\cpu|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~9 .extended_lut = "off";
defparam \cpu|cnum~9 .lut_mask = 64'h00001020DFFFEFFF;
defparam \cpu|cnum~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \cpu|Add2~9 (
// Equation(s):
// \cpu|Add2~9_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr4~3_combout  & ((!\cpu|Pmem|WideOr6~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add2~6  ))
// \cpu|Add2~10  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr4~3_combout  & ((!\cpu|Pmem|WideOr6~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add2~6  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Selector28~3_combout ),
	.datad(!\cpu|Pmem|WideOr6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~9_sumout ),
	.cout(\cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~9 .extended_lut = "off";
defparam \cpu|Add2~9 .lut_mask = 64'h0000FF0000002A08;
defparam \cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \cpu|Add2~13 (
// Equation(s):
// \cpu|Add2~13_sumout  = SUM(( \cpu|Selector27~1_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][2]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~3_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add2~10  ))
// \cpu|Add2~14  = CARRY(( \cpu|Selector27~1_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][2]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~3_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add2~10  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~3_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~13_sumout ),
	.cout(\cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~13 .extended_lut = "off";
defparam \cpu|Add2~13 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N54
cyclonev_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector5~6_combout  ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( \cpu|Reg[0][4]~q  ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[0][4]~q ),
	.datac(!\cpu|Selector5~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~0 .extended_lut = "off";
defparam \cpu|Mux34~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \cpu|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y15_N50
dffeas \cpu|Reg[25][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][0] .is_wysiwyg = "true";
defparam \cpu|Reg[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N41
dffeas \cpu|Reg[24][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][0] .is_wysiwyg = "true";
defparam \cpu|Reg[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N48
cyclonev_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = ( \cpu|Reg[24][0]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][0]~q  & (!\cpu|Pmem|Decoder0~4_combout ))) # (\cpu|Pmem|WideOr6~1_combout  & (((!\cpu|Pmem|Decoder0~4_combout ) # (\cpu|Reg[25][0]~q )))) ) ) # ( 
// !\cpu|Reg[24][0]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][0]~q  & (!\cpu|Pmem|Decoder0~4_combout ))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Pmem|Decoder0~4_combout  & \cpu|Reg[25][0]~q )))) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Reg[25][0]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~0 .extended_lut = "off";
defparam \cpu|Selector29~0 .lut_mask = 64'h2025202570757075;
defparam \cpu|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N54
cyclonev_lcell_comb \cpu|Selector29~2 (
// Equation(s):
// \cpu|Selector29~2_combout  = ( \cpu|Selector29~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((!\cpu|Pmem|WideOr5~1_combout ) # (\cpu|Selector29~0_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (\cpu|Pmem|Decoder0~4_combout )) ) ) # ( 
// !\cpu|Selector29~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Selector29~0_combout  & \cpu|Pmem|WideOr5~1_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (\cpu|Pmem|Decoder0~4_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Selector29~0_combout ),
	.datad(!\cpu|Pmem|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~2 .extended_lut = "off";
defparam \cpu|Selector29~2 .lut_mask = 64'h111B111BBB1BBB1B;
defparam \cpu|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N28
dffeas \cpu|Reg[0][6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N20
dffeas \cpu|Reg[6][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][6] .is_wysiwyg = "true";
defparam \cpu|Reg[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N18
cyclonev_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[6][6]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][6]~DUPLICATE_q ))))

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Reg[0][6]~DUPLICATE_q ),
	.datad(!\cpu|Reg[6][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~1 .extended_lut = "off";
defparam \cpu|Selector23~1 .lut_mask = 64'h048C048C048C048C;
defparam \cpu|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = ( \cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & ((!\cpu|Pmem|WideOr5~1_combout ) # ((\cpu|Selector23~0_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|WideOr2~2_combout )))) ) ) # ( 
// !\cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (\cpu|Pmem|WideOr5~1_combout  & (\cpu|Selector23~0_combout ))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|WideOr2~2_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Selector23~0_combout ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~2 .extended_lut = "off";
defparam \cpu|Selector23~2 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \cpu|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux39~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux33~0_combout ,\cpu|Mux34~0_combout ,\cpu|Mux35~0_combout ,\cpu|Mux36~0_combout ,\cpu|Mux37~0_combout ,\cpu|Mux38~0_combout }),
	.ay({\cpu|Selector22~2_combout ,\cpu|Selector23~2_combout ,\cpu|Selector24~2_combout ,\cpu|Selector25~2_combout ,\cpu|Selector26~2_combout ,\cpu|Selector27~1_combout ,\cpu|Selector28~2_combout ,\cpu|Selector29~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult0~8 .accumulate_clock = "none";
defparam \cpu|Mult0~8 .ax_clock = "none";
defparam \cpu|Mult0~8 .ax_width = 8;
defparam \cpu|Mult0~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult0~8 .ay_scan_in_width = 8;
defparam \cpu|Mult0~8 .ay_use_scan_in = "false";
defparam \cpu|Mult0~8 .az_clock = "none";
defparam \cpu|Mult0~8 .bx_clock = "none";
defparam \cpu|Mult0~8 .by_clock = "none";
defparam \cpu|Mult0~8 .by_use_scan_in = "false";
defparam \cpu|Mult0~8 .bz_clock = "none";
defparam \cpu|Mult0~8 .coef_a_0 = 0;
defparam \cpu|Mult0~8 .coef_a_1 = 0;
defparam \cpu|Mult0~8 .coef_a_2 = 0;
defparam \cpu|Mult0~8 .coef_a_3 = 0;
defparam \cpu|Mult0~8 .coef_a_4 = 0;
defparam \cpu|Mult0~8 .coef_a_5 = 0;
defparam \cpu|Mult0~8 .coef_a_6 = 0;
defparam \cpu|Mult0~8 .coef_a_7 = 0;
defparam \cpu|Mult0~8 .coef_b_0 = 0;
defparam \cpu|Mult0~8 .coef_b_1 = 0;
defparam \cpu|Mult0~8 .coef_b_2 = 0;
defparam \cpu|Mult0~8 .coef_b_3 = 0;
defparam \cpu|Mult0~8 .coef_b_4 = 0;
defparam \cpu|Mult0~8 .coef_b_5 = 0;
defparam \cpu|Mult0~8 .coef_b_6 = 0;
defparam \cpu|Mult0~8 .coef_b_7 = 0;
defparam \cpu|Mult0~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult0~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult0~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult0~8 .delay_scan_out_by = "false";
defparam \cpu|Mult0~8 .enable_double_accum = "false";
defparam \cpu|Mult0~8 .load_const_clock = "none";
defparam \cpu|Mult0~8 .load_const_value = 0;
defparam \cpu|Mult0~8 .mode_sub_location = 0;
defparam \cpu|Mult0~8 .negate_clock = "none";
defparam \cpu|Mult0~8 .operand_source_max = "input";
defparam \cpu|Mult0~8 .operand_source_may = "input";
defparam \cpu|Mult0~8 .operand_source_mbx = "input";
defparam \cpu|Mult0~8 .operand_source_mby = "input";
defparam \cpu|Mult0~8 .operation_mode = "m9x9";
defparam \cpu|Mult0~8 .output_clock = "none";
defparam \cpu|Mult0~8 .preadder_subtract_a = "false";
defparam \cpu|Mult0~8 .preadder_subtract_b = "false";
defparam \cpu|Mult0~8 .result_a_width = 64;
defparam \cpu|Mult0~8 .signed_max = "false";
defparam \cpu|Mult0~8 .signed_may = "false";
defparam \cpu|Mult0~8 .signed_mbx = "false";
defparam \cpu|Mult0~8 .signed_mby = "false";
defparam \cpu|Mult0~8 .sub_clock = "none";
defparam \cpu|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N57
cyclonev_lcell_comb \cpu|Mux69~0 (
// Equation(s):
// \cpu|Mux69~0_combout  = ( \cpu|Mult0~10  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Add2~13_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [2])))) ) ) # ( !\cpu|Mult0~10  & ( (!\cpu|Mux64~0_combout  & 
// (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add2~13_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [2])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Add2~13_sumout ),
	.datad(!\cpu|word [2]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux69~0 .extended_lut = "off";
defparam \cpu|Mux69~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux69~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N33
cyclonev_lcell_comb \cpu|s_word[0]~0 (
// Equation(s):
// \cpu|s_word[0]~0_combout  = ( !\cpu|Pmem|data[32]~8_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|data[13]~6_combout  & \cpu|Pmem|WideOr2~1_combout )) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[13]~6_combout ),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[32]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~0 .extended_lut = "off";
defparam \cpu|s_word[0]~0 .lut_mask = 64'h000A000A00000000;
defparam \cpu|s_word[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \cpu|s_word[0]~1 (
// Equation(s):
// \cpu|s_word[0]~1_combout  = ( \cpu|Equal0~2_combout  & ( !\cpu|Pmem|WideOr0~0_combout  & ( (!\db|y~q  & (\cpu|s_word[0]~0_combout  & ((\cpu|Equal1~3_combout ) # (\cpu|tbo|y [0])))) ) ) ) # ( !\cpu|Equal0~2_combout  & ( !\cpu|Pmem|WideOr0~0_combout  & ( 
// (!\db|y~q  & (\cpu|tbo|y [0] & \cpu|s_word[0]~0_combout )) ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|tbo|y [0]),
	.datac(!\cpu|s_word[0]~0_combout ),
	.datad(!\cpu|Equal1~3_combout ),
	.datae(!\cpu|Equal0~2_combout ),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~1 .extended_lut = "off";
defparam \cpu|s_word[0]~1 .lut_mask = 64'h0202020A00000000;
defparam \cpu|s_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N59
dffeas \cpu|word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[2] .is_wysiwyg = "true";
defparam \cpu|word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \cpu|cnum~10 (
// Equation(s):
// \cpu|cnum~10_combout  = ( \cpu|word [2] & ( \cpu|Mult0~10  & ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Add2~13_sumout ) # (\cpu|Mux64~0_combout )) # (\cpu|Pmem|data[29]~2_combout ))) ) ) ) # ( !\cpu|word [2] & ( \cpu|Mult0~10  & ( (!\cpu|Mux64~0_combout  
// & (!\cpu|Pmem|WideOr1~2_combout  & ((\cpu|Add2~13_sumout ) # (\cpu|Pmem|data[29]~2_combout )))) ) ) ) # ( \cpu|word [2] & ( !\cpu|Mult0~10  & ( (!\cpu|Pmem|WideOr1~2_combout  & (((!\cpu|Pmem|data[29]~2_combout  & \cpu|Add2~13_sumout )) # 
// (\cpu|Mux64~0_combout ))) ) ) ) # ( !\cpu|word [2] & ( !\cpu|Mult0~10  & ( (!\cpu|Pmem|data[29]~2_combout  & (!\cpu|Mux64~0_combout  & (!\cpu|Pmem|WideOr1~2_combout  & \cpu|Add2~13_sumout ))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|Add2~13_sumout ),
	.datae(!\cpu|word [2]),
	.dataf(!\cpu|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~10 .extended_lut = "off";
defparam \cpu|cnum~10 .lut_mask = 64'h008030B040C070F0;
defparam \cpu|cnum~10 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y16_N0
cyclonev_mac \cpu|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux33~0_combout ,\cpu|Mux34~0_combout ,\cpu|Mux35~0_combout ,\cpu|Mux36~0_combout ,\cpu|Mux37~0_combout ,\cpu|Mux38~0_combout }),
	.ay({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector23~2_combout ,\cpu|Selector24~2_combout ,\cpu|Selector25~2_combout ,\cpu|Selector26~2_combout ,\cpu|Selector27~1_combout ,\cpu|Selector28~2_combout ,\cpu|Selector29~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout }),
	.by({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult1~8 .accumulate_clock = "none";
defparam \cpu|Mult1~8 .ax_clock = "none";
defparam \cpu|Mult1~8 .ax_width = 9;
defparam \cpu|Mult1~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult1~8 .ay_scan_in_width = 9;
defparam \cpu|Mult1~8 .ay_use_scan_in = "false";
defparam \cpu|Mult1~8 .az_clock = "none";
defparam \cpu|Mult1~8 .bx_clock = "none";
defparam \cpu|Mult1~8 .bx_width = 9;
defparam \cpu|Mult1~8 .by_clock = "none";
defparam \cpu|Mult1~8 .by_use_scan_in = "false";
defparam \cpu|Mult1~8 .by_width = 9;
defparam \cpu|Mult1~8 .bz_clock = "none";
defparam \cpu|Mult1~8 .coef_a_0 = 0;
defparam \cpu|Mult1~8 .coef_a_1 = 0;
defparam \cpu|Mult1~8 .coef_a_2 = 0;
defparam \cpu|Mult1~8 .coef_a_3 = 0;
defparam \cpu|Mult1~8 .coef_a_4 = 0;
defparam \cpu|Mult1~8 .coef_a_5 = 0;
defparam \cpu|Mult1~8 .coef_a_6 = 0;
defparam \cpu|Mult1~8 .coef_a_7 = 0;
defparam \cpu|Mult1~8 .coef_b_0 = 0;
defparam \cpu|Mult1~8 .coef_b_1 = 0;
defparam \cpu|Mult1~8 .coef_b_2 = 0;
defparam \cpu|Mult1~8 .coef_b_3 = 0;
defparam \cpu|Mult1~8 .coef_b_4 = 0;
defparam \cpu|Mult1~8 .coef_b_5 = 0;
defparam \cpu|Mult1~8 .coef_b_6 = 0;
defparam \cpu|Mult1~8 .coef_b_7 = 0;
defparam \cpu|Mult1~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult1~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult1~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult1~8 .delay_scan_out_by = "false";
defparam \cpu|Mult1~8 .enable_double_accum = "false";
defparam \cpu|Mult1~8 .load_const_clock = "none";
defparam \cpu|Mult1~8 .load_const_value = 0;
defparam \cpu|Mult1~8 .mode_sub_location = 0;
defparam \cpu|Mult1~8 .negate_clock = "none";
defparam \cpu|Mult1~8 .operand_source_max = "input";
defparam \cpu|Mult1~8 .operand_source_may = "input";
defparam \cpu|Mult1~8 .operand_source_mbx = "input";
defparam \cpu|Mult1~8 .operand_source_mby = "input";
defparam \cpu|Mult1~8 .operation_mode = "m9x9";
defparam \cpu|Mult1~8 .output_clock = "none";
defparam \cpu|Mult1~8 .preadder_subtract_a = "false";
defparam \cpu|Mult1~8 .preadder_subtract_b = "false";
defparam \cpu|Mult1~8 .result_a_width = 64;
defparam \cpu|Mult1~8 .signed_max = "true";
defparam \cpu|Mult1~8 .signed_may = "true";
defparam \cpu|Mult1~8 .signed_mbx = "false";
defparam \cpu|Mult1~8 .signed_mby = "false";
defparam \cpu|Mult1~8 .sub_clock = "none";
defparam \cpu|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \cpu|Add3~5 (
// Equation(s):
// \cpu|Add3~5_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector29~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|Decoder0~4_combout )))) # (\cpu|IP [7] & (((\cpu|Pmem|Decoder0~4_combout )))) ) + ( 
// \cpu|Mux38~0_combout  ) + ( !VCC ))
// \cpu|Add3~6  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector29~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|Decoder0~4_combout )))) # (\cpu|IP [7] & (((\cpu|Pmem|Decoder0~4_combout )))) ) + ( \cpu|Mux38~0_combout  
// ) + ( !VCC ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Selector29~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~5_sumout ),
	.cout(\cpu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~5 .extended_lut = "off";
defparam \cpu|Add3~5 .lut_mask = 64'h0000FF000000078F;
defparam \cpu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N33
cyclonev_lcell_comb \cpu|Add3~9 (
// Equation(s):
// \cpu|Add3~9_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr4~3_combout  & ((!\cpu|Pmem|WideOr6~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add3~6  ))
// \cpu|Add3~10  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr4~3_combout  & ((!\cpu|Pmem|WideOr6~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add3~6  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Selector28~3_combout ),
	.datad(!\cpu|Pmem|WideOr6~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~9_sumout ),
	.cout(\cpu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~9 .extended_lut = "off";
defparam \cpu|Add3~9 .lut_mask = 64'h0000FF0000002A08;
defparam \cpu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \cpu|Add3~13 (
// Equation(s):
// \cpu|Add3~13_sumout  = SUM(( \cpu|Selector27~1_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][2]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~3_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add3~10  ))
// \cpu|Add3~14  = CARRY(( \cpu|Selector27~1_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][2]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~3_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add3~10  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~3_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~13_sumout ),
	.cout(\cpu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~13 .extended_lut = "off";
defparam \cpu|Add3~13 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = ( \cpu|Add3~13_sumout  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [2])))) # (\cpu|Mux55~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult1~10 )))) ) ) # ( !\cpu|Add3~13_sumout  & ( (!\cpu|Mux55~0_combout  & 
// (((\cpu|s_word [2])))) # (\cpu|Mux55~0_combout  & (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult1~10 ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Mult1~10 ),
	.datad(!\cpu|s_word [2]),
	.datae(gnd),
	.dataf(!\cpu|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~0 .extended_lut = "off";
defparam \cpu|Mux53~0 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \cpu|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \cpu|s_word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[2] .is_wysiwyg = "true";
defparam \cpu|s_word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N54
cyclonev_lcell_comb \cpu|cnum~11 (
// Equation(s):
// \cpu|cnum~11_combout  = ( \cpu|Mult1~10  & ( \cpu|Pmem|data[2]~5_combout  & ( (\cpu|s_word [2] & \cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( !\cpu|Mult1~10  & ( \cpu|Pmem|data[2]~5_combout  & ( (\cpu|s_word [2] & \cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( 
// \cpu|Mult1~10  & ( !\cpu|Pmem|data[2]~5_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & ((\cpu|Pmem|data[29]~2_combout ) # (\cpu|Add3~13_sumout ))) ) ) ) # ( !\cpu|Mult1~10  & ( !\cpu|Pmem|data[2]~5_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & 
// (\cpu|Add3~13_sumout  & !\cpu|Pmem|data[29]~2_combout )) ) ) )

	.dataa(!\cpu|s_word [2]),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Add3~13_sumout ),
	.datad(!\cpu|Pmem|data[29]~2_combout ),
	.datae(!\cpu|Mult1~10 ),
	.dataf(!\cpu|Pmem|data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~11 .extended_lut = "off";
defparam \cpu|cnum~11 .lut_mask = 64'h0300033311111111;
defparam \cpu|cnum~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N0
cyclonev_lcell_comb \cpu|cnum~12 (
// Equation(s):
// \cpu|cnum~12_combout  = ( \cpu|cnum~11_combout  & ( (!\cpu|Pmem|data[2]~5_combout ) # (\cpu|cnum~9_combout ) ) ) # ( !\cpu|cnum~11_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & ((\cpu|cnum~10_combout ))) # (\cpu|Pmem|data[2]~5_combout  & 
// (\cpu|cnum~9_combout )) ) )

	.dataa(!\cpu|cnum~9_combout ),
	.datab(!\cpu|cnum~10_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|data[2]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~12 .extended_lut = "off";
defparam \cpu|cnum~12 .lut_mask = 64'h33553355FF55FF55;
defparam \cpu|cnum~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N11
dffeas \cpu|Reg[0][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2] .is_wysiwyg = "true";
defparam \cpu|Reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N18
cyclonev_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = ( \cpu|Reg[0][2]~q  & ( (!\cpu|Pmem|WideOr2~2_combout ) # (\cpu|Selector5~3_combout ) ) ) # ( !\cpu|Reg[0][2]~q  & ( (\cpu|Pmem|WideOr2~2_combout  & \cpu|Selector5~3_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr2~2_combout ),
	.datac(!\cpu|Selector5~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~0 .extended_lut = "off";
defparam \cpu|Mux36~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cpu|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N35
dffeas \cpu|s_word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[0] .is_wysiwyg = "true";
defparam \cpu|s_word[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N33
cyclonev_lcell_comb \cpu|Mux55~1 (
// Equation(s):
// \cpu|Mux55~1_combout  = ( \cpu|Add3~5_sumout  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [0])))) # (\cpu|Mux55~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult1~8_resulta )))) ) ) # ( !\cpu|Add3~5_sumout  & ( (!\cpu|Mux55~0_combout  & 
// (((\cpu|s_word [0])))) # (\cpu|Mux55~0_combout  & (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult1~8_resulta ))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux55~0_combout ),
	.datac(!\cpu|Mult1~8_resulta ),
	.datad(!\cpu|s_word [0]),
	.datae(gnd),
	.dataf(!\cpu|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~1 .extended_lut = "off";
defparam \cpu|Mux55~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cpu|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N3
cyclonev_lcell_comb \cpu|Mux47~1 (
// Equation(s):
// \cpu|Mux47~1_combout  = ( \cpu|Pmem|data[29]~2_combout  & ( \cpu|Add3~5_sumout  ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( (\cpu|Mux38~0_combout  & \cpu|Selector29~2_combout ) ) )

	.dataa(!\cpu|Add3~5_sumout ),
	.datab(gnd),
	.datac(!\cpu|Mux38~0_combout ),
	.datad(!\cpu|Selector29~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux47~1 .extended_lut = "off";
defparam \cpu|Mux47~1 .lut_mask = 64'h000F000F55555555;
defparam \cpu|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N42
cyclonev_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = ( \cpu|Pmem|data[29]~2_combout  & ( !\cpu|Selector29~2_combout  ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Selector29~2_combout  & !\cpu|Mux38~0_combout ) ) )

	.dataa(!\cpu|Selector29~2_combout ),
	.datab(!\cpu|Mux38~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux47~0 .extended_lut = "off";
defparam \cpu|Mux47~0 .lut_mask = 64'h88888888AAAAAAAA;
defparam \cpu|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector29~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|Decoder0~4_combout )))) # (\cpu|IP [7] & (((\cpu|Pmem|Decoder0~4_combout )))) ) + ( 
// \cpu|Mux38~0_combout  ) + ( !VCC ))
// \cpu|Add2~6  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector29~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|Decoder0~4_combout )))) # (\cpu|IP [7] & (((\cpu|Pmem|Decoder0~4_combout )))) ) + ( \cpu|Mux38~0_combout  
// ) + ( !VCC ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Selector29~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~5_sumout ),
	.cout(\cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~5 .extended_lut = "off";
defparam \cpu|Add2~5 .lut_mask = 64'h0000FF000000078F;
defparam \cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N47
dffeas \cpu|word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[0] .is_wysiwyg = "true";
defparam \cpu|word[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N45
cyclonev_lcell_comb \cpu|Mux71~0 (
// Equation(s):
// \cpu|Mux71~0_combout  = ( \cpu|Mult0~8_resulta  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Add2~5_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [0])))) ) ) # ( !\cpu|Mult0~8_resulta  & ( (!\cpu|Mux64~0_combout  & 
// (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add2~5_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [0])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Add2~5_sumout ),
	.datad(!\cpu|word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux71~0 .extended_lut = "off";
defparam \cpu|Mux71~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux71~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N36
cyclonev_lcell_comb \cpu|cnum~4 (
// Equation(s):
// \cpu|cnum~4_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( \cpu|Mux71~0_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & (\cpu|Mux55~1_combout )) # (\cpu|Pmem|data[2]~5_combout  & ((!\cpu|Mux47~0_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( 
// \cpu|Mux71~0_combout  & ( (!\cpu|Pmem|data[2]~5_combout ) # (\cpu|Mux47~1_combout ) ) ) ) # ( \cpu|Pmem|WideOr1~2_combout  & ( !\cpu|Mux71~0_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & (\cpu|Mux55~1_combout )) # (\cpu|Pmem|data[2]~5_combout  & 
// ((!\cpu|Mux47~0_combout ))) ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( !\cpu|Mux71~0_combout  & ( (\cpu|Pmem|data[2]~5_combout  & \cpu|Mux47~1_combout ) ) ) )

	.dataa(!\cpu|Mux55~1_combout ),
	.datab(!\cpu|Pmem|data[2]~5_combout ),
	.datac(!\cpu|Mux47~1_combout ),
	.datad(!\cpu|Mux47~0_combout ),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(!\cpu|Mux71~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~4 .extended_lut = "off";
defparam \cpu|cnum~4 .lut_mask = 64'h03037744CFCF7744;
defparam \cpu|cnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N46
dffeas \cpu|Reg[0][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0] .is_wysiwyg = "true";
defparam \cpu|Reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N57
cyclonev_lcell_comb \cpu|Selector29~1 (
// Equation(s):
// \cpu|Selector29~1_combout  = ( \cpu|Reg[0][0]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[6][0]~q ) # (\cpu|Pmem|WideOr6~1_combout ))) ) ) # ( !\cpu|Reg[0][0]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & (!\cpu|Pmem|WideOr6~1_combout  & 
// \cpu|Reg[6][0]~q )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[6][0]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~1 .extended_lut = "off";
defparam \cpu|Selector29~1 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N39
cyclonev_lcell_comb \cpu|Selector29~3 (
// Equation(s):
// \cpu|Selector29~3_combout  = ( \cpu|Selector29~0_combout  & ( (\cpu|Selector29~1_combout ) # (\cpu|Pmem|WideOr5~1_combout ) ) ) # ( !\cpu|Selector29~0_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & \cpu|Selector29~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Selector29~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~3 .extended_lut = "off";
defparam \cpu|Selector29~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cpu|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N12
cyclonev_lcell_comb \cpu|Mux70~0 (
// Equation(s):
// \cpu|Mux70~0_combout  = ( \cpu|Mux64~0_combout  & ( \cpu|word [1] ) ) # ( !\cpu|Mux64~0_combout  & ( (!\cpu|Pmem|data[29]~2_combout  & ((\cpu|Add2~9_sumout ))) # (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult0~9 )) ) )

	.dataa(!\cpu|Mult0~9 ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Add2~9_sumout ),
	.datad(!\cpu|word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mux64~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux70~0 .extended_lut = "off";
defparam \cpu|Mux70~0 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \cpu|Mux70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N14
dffeas \cpu|word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[1] .is_wysiwyg = "true";
defparam \cpu|word[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N18
cyclonev_lcell_comb \cpu|cnum~6 (
// Equation(s):
// \cpu|cnum~6_combout  = ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Mult0~9  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Pmem|data[29]~2_combout )) # (\cpu|Add2~9_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [1])))) ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( 
// !\cpu|Mult0~9  & ( (!\cpu|Mux64~0_combout  & (\cpu|Add2~9_sumout  & (!\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [1])))) ) ) )

	.dataa(!\cpu|Add2~9_sumout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Pmem|data[29]~2_combout ),
	.datad(!\cpu|word [1]),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(!\cpu|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~6 .extended_lut = "off";
defparam \cpu|cnum~6 .lut_mask = 64'h407300004C7F0000;
defparam \cpu|cnum~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N30
cyclonev_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = ( \cpu|Mult1~9  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [1])))) # (\cpu|Mux55~0_combout  & (((\cpu|Add3~9_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) ) ) # ( !\cpu|Mult1~9  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word 
// [1])))) # (\cpu|Mux55~0_combout  & (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add3~9_sumout ))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux55~0_combout ),
	.datac(!\cpu|Add3~9_sumout ),
	.datad(!\cpu|s_word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~0 .extended_lut = "off";
defparam \cpu|Mux54~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cpu|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N32
dffeas \cpu|s_word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[1] .is_wysiwyg = "true";
defparam \cpu|s_word[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N54
cyclonev_lcell_comb \cpu|cnum~7 (
// Equation(s):
// \cpu|cnum~7_combout  = ( \cpu|Mult1~9  & ( \cpu|Pmem|data[29]~2_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout ) # (\cpu|s_word [1]))) ) ) ) # ( !\cpu|Mult1~9  & ( \cpu|Pmem|data[29]~2_combout  & ( (\cpu|Pmem|data[2]~5_combout 
//  & (\cpu|Pmem|WideOr1~2_combout  & \cpu|s_word [1])) ) ) ) # ( \cpu|Mult1~9  & ( !\cpu|Pmem|data[29]~2_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & (\cpu|Add3~9_sumout )) # (\cpu|Pmem|data[2]~5_combout  & ((\cpu|s_word 
// [1]))))) ) ) ) # ( !\cpu|Mult1~9  & ( !\cpu|Pmem|data[29]~2_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & (\cpu|Add3~9_sumout )) # (\cpu|Pmem|data[2]~5_combout  & ((\cpu|s_word [1]))))) ) ) )

	.dataa(!\cpu|Add3~9_sumout ),
	.datab(!\cpu|Pmem|data[2]~5_combout ),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|s_word [1]),
	.datae(!\cpu|Mult1~9 ),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~7 .extended_lut = "off";
defparam \cpu|cnum~7 .lut_mask = 64'h0407040700030C0F;
defparam \cpu|cnum~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N9
cyclonev_lcell_comb \cpu|cnum~8 (
// Equation(s):
// \cpu|cnum~8_combout  = (!\cpu|Pmem|data[2]~5_combout  & (((\cpu|cnum~7_combout ) # (\cpu|cnum~6_combout )))) # (\cpu|Pmem|data[2]~5_combout  & (\cpu|cnum~5_combout ))

	.dataa(!\cpu|cnum~5_combout ),
	.datab(!\cpu|cnum~6_combout ),
	.datac(!\cpu|Pmem|data[2]~5_combout ),
	.datad(!\cpu|cnum~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~8 .extended_lut = "off";
defparam \cpu|cnum~8 .lut_mask = 64'h35F535F535F535F5;
defparam \cpu|cnum~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N49
dffeas \cpu|Reg[0][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1] .is_wysiwyg = "true";
defparam \cpu|Reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N15
cyclonev_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector5~2_combout  ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( \cpu|Reg[0][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[0][1]~q ),
	.datad(!\cpu|Selector5~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~0 .extended_lut = "off";
defparam \cpu|Mux37~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \cpu|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N9
cyclonev_lcell_comb \cpu|Add2~17 (
// Equation(s):
// \cpu|Add2~17_sumout  = SUM(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( 
// \cpu|Add2~14  ))
// \cpu|Add2~18  = CARRY(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( \cpu|Add2~14 
//  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~5_combout ),
	.datad(!\cpu|Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][3]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~17_sumout ),
	.cout(\cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~17 .extended_lut = "off";
defparam \cpu|Add2~17 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \cpu|Mux68~0 (
// Equation(s):
// \cpu|Mux68~0_combout  = ( \cpu|Add2~17_sumout  & ( (!\cpu|Mux64~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult0~11 )))) # (\cpu|Mux64~0_combout  & (((\cpu|word [3])))) ) ) # ( !\cpu|Add2~17_sumout  & ( (!\cpu|Mux64~0_combout  & 
// (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult0~11 ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [3])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mult0~11 ),
	.datad(!\cpu|word [3]),
	.datae(gnd),
	.dataf(!\cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux68~0 .extended_lut = "off";
defparam \cpu|Mux68~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N14
dffeas \cpu|word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[3] .is_wysiwyg = "true";
defparam \cpu|word[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N36
cyclonev_lcell_comb \cpu|cnum~14 (
// Equation(s):
// \cpu|cnum~14_combout  = ( \cpu|Mux64~0_combout  & ( \cpu|Mult0~11  & ( (\cpu|word [3] & !\cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( !\cpu|Mux64~0_combout  & ( \cpu|Mult0~11  & ( (!\cpu|Pmem|WideOr1~2_combout  & ((\cpu|Add2~17_sumout ) # 
// (\cpu|Pmem|data[29]~2_combout ))) ) ) ) # ( \cpu|Mux64~0_combout  & ( !\cpu|Mult0~11  & ( (\cpu|word [3] & !\cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( !\cpu|Mux64~0_combout  & ( !\cpu|Mult0~11  & ( (!\cpu|Pmem|data[29]~2_combout  & 
// (!\cpu|Pmem|WideOr1~2_combout  & \cpu|Add2~17_sumout )) ) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|word [3]),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|Add2~17_sumout ),
	.datae(!\cpu|Mux64~0_combout ),
	.dataf(!\cpu|Mult0~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~14 .extended_lut = "off";
defparam \cpu|cnum~14 .lut_mask = 64'h00A0303050F03030;
defparam \cpu|cnum~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \cpu|Add3~17 (
// Equation(s):
// \cpu|Add3~17_sumout  = SUM(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( 
// \cpu|Add3~14  ))
// \cpu|Add3~18  = CARRY(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( \cpu|Add3~14 
//  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~5_combout ),
	.datad(!\cpu|Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][3]~q ),
	.datag(gnd),
	.cin(\cpu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~17_sumout ),
	.cout(\cpu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~17 .extended_lut = "off";
defparam \cpu|Add3~17 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N39
cyclonev_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = ( \cpu|Add3~17_sumout  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [3])))) # (\cpu|Mux55~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult1~11 )))) ) ) # ( !\cpu|Add3~17_sumout  & ( (!\cpu|Mux55~0_combout  & 
// (((\cpu|s_word [3])))) # (\cpu|Mux55~0_combout  & (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult1~11 ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Mult1~11 ),
	.datad(!\cpu|s_word [3]),
	.datae(gnd),
	.dataf(!\cpu|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~0 .extended_lut = "off";
defparam \cpu|Mux52~0 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \cpu|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \cpu|s_word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[3] .is_wysiwyg = "true";
defparam \cpu|s_word[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \cpu|cnum~15 (
// Equation(s):
// \cpu|cnum~15_combout  = ( \cpu|Pmem|data[29]~2_combout  & ( \cpu|Mult1~11  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout ) # (\cpu|s_word [3]))) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( \cpu|Mult1~11  & ( 
// (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & (\cpu|Add3~17_sumout )) # (\cpu|Pmem|data[2]~5_combout  & ((\cpu|s_word [3]))))) ) ) ) # ( \cpu|Pmem|data[29]~2_combout  & ( !\cpu|Mult1~11  & ( (\cpu|Pmem|WideOr1~2_combout  & 
// (\cpu|Pmem|data[2]~5_combout  & \cpu|s_word [3])) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( !\cpu|Mult1~11  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & (\cpu|Add3~17_sumout )) # (\cpu|Pmem|data[2]~5_combout  & ((\cpu|s_word 
// [3]))))) ) ) )

	.dataa(!\cpu|Add3~17_sumout ),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Pmem|data[2]~5_combout ),
	.datad(!\cpu|s_word [3]),
	.datae(!\cpu|Pmem|data[29]~2_combout ),
	.dataf(!\cpu|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~15 .extended_lut = "off";
defparam \cpu|cnum~15 .lut_mask = 64'h1013000310133033;
defparam \cpu|cnum~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \cpu|cnum~16 (
// Equation(s):
// \cpu|cnum~16_combout  = ( \cpu|Pmem|data[2]~5_combout  & ( \cpu|cnum~13_combout  ) ) # ( !\cpu|Pmem|data[2]~5_combout  & ( (\cpu|cnum~15_combout ) # (\cpu|cnum~14_combout ) ) )

	.dataa(!\cpu|cnum~13_combout ),
	.datab(gnd),
	.datac(!\cpu|cnum~14_combout ),
	.datad(!\cpu|cnum~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~16 .extended_lut = "off";
defparam \cpu|cnum~16 .lut_mask = 64'h0FFF0FFF55555555;
defparam \cpu|cnum~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N17
dffeas \cpu|Reg[0][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3] .is_wysiwyg = "true";
defparam \cpu|Reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N26
dffeas \cpu|Reg[6][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][3] .is_wysiwyg = "true";
defparam \cpu|Reg[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = ( !\cpu|Pmem|Decoder0~4_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[6][3]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][3]~q )) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[0][3]~q ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[6][3]~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~0 .extended_lut = "off";
defparam \cpu|Selector26~0 .lut_mask = 64'h03F303F300000000;
defparam \cpu|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N32
dffeas \cpu|Reg[25][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][3] .is_wysiwyg = "true";
defparam \cpu|Reg[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y15_N22
dffeas \cpu|Reg[24][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][3] .is_wysiwyg = "true";
defparam \cpu|Reg[24][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = ( \cpu|Reg[24][3]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & (((\cpu|Reg[30][3]~q )) # (\cpu|Pmem|WideOr6~1_combout ))) # (\cpu|Pmem|Decoder0~4_combout  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[25][3]~q )))) ) ) # ( 
// !\cpu|Reg[24][3]~q  & ( (!\cpu|Pmem|Decoder0~4_combout  & (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][3]~q ))) # (\cpu|Pmem|Decoder0~4_combout  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[25][3]~q )))) ) )

	.dataa(!\cpu|Pmem|Decoder0~4_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(!\cpu|Reg[25][3]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[24][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~1 .extended_lut = "off";
defparam \cpu|Selector26~1 .lut_mask = 64'h081908192A3B2A3B;
defparam \cpu|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N39
cyclonev_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = ( \cpu|Selector26~1_combout  & ( ((!\cpu|Pmem|WideOr4~2_combout  & \cpu|Selector26~0_combout )) # (\cpu|Pmem|WideOr5~1_combout ) ) ) # ( !\cpu|Selector26~1_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & 
// (!\cpu|Pmem|WideOr5~1_combout  & \cpu|Selector26~0_combout )) # (\cpu|Pmem|WideOr4~2_combout  & (\cpu|Pmem|WideOr5~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Selector26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~2 .extended_lut = "off";
defparam \cpu|Selector26~2 .lut_mask = 64'h191919193B3B3B3B;
defparam \cpu|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \cpu|Add3~25 (
// Equation(s):
// \cpu|Add3~25_sumout  = SUM(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( 
// \cpu|Add3~18  ))
// \cpu|Add3~26  = CARRY(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( \cpu|Add3~18 
//  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~6_combout ),
	.datad(!\cpu|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][4]~q ),
	.datag(gnd),
	.cin(\cpu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~25_sumout ),
	.cout(\cpu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~25 .extended_lut = "off";
defparam \cpu|Add3~25 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N32
dffeas \cpu|s_word[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[4] .is_wysiwyg = "true";
defparam \cpu|s_word[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = ( \cpu|Mult1~12  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [4])))) # (\cpu|Mux55~0_combout  & (((\cpu|Add3~25_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) ) ) # ( !\cpu|Mult1~12  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word 
// [4])))) # (\cpu|Mux55~0_combout  & (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add3~25_sumout ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Add3~25_sumout ),
	.datad(!\cpu|s_word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux51~0 .extended_lut = "off";
defparam \cpu|Mux51~0 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \cpu|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N57
cyclonev_lcell_comb \cpu|Selector25~3 (
// Equation(s):
// \cpu|Selector25~3_combout  = ( \cpu|Selector25~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & \cpu|Pmem|WideOr5~1_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~3 .extended_lut = "off";
defparam \cpu|Selector25~3 .lut_mask = 64'h0000000022222222;
defparam \cpu|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \cpu|Selector26~3 (
// Equation(s):
// \cpu|Selector26~3_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|IP [7] & (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|WideOr4~0_combout ) # (\cpu|IP [2])))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|WideOr4~0_combout ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~3 .extended_lut = "off";
defparam \cpu|Selector26~3 .lut_mask = 64'h0000000020222022;
defparam \cpu|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N23
dffeas \cpu|Reg[6][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][4] .is_wysiwyg = "true";
defparam \cpu|Reg[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N21
cyclonev_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[6][4]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][4]~q ))))

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Reg[0][4]~q ),
	.datad(!\cpu|Reg[6][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~1 .extended_lut = "off";
defparam \cpu|Selector25~1 .lut_mask = 64'h048C048C048C048C;
defparam \cpu|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \cpu|Selector25~4 (
// Equation(s):
// \cpu|Selector25~4_combout  = (!\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr5~1_combout  & \cpu|Selector25~1_combout ))

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Selector25~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~4 .extended_lut = "off";
defparam \cpu|Selector25~4 .lut_mask = 64'h0808080808080808;
defparam \cpu|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = ( \cpu|Selector26~3_combout  & ( \cpu|Selector25~4_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Pmem|data[29]~2_combout  $ (\cpu|Mux34~0_combout ))) ) ) ) # ( !\cpu|Selector26~3_combout  & ( \cpu|Selector25~4_combout  & ( 
// (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Pmem|data[29]~2_combout  $ (\cpu|Mux34~0_combout ))) ) ) ) # ( \cpu|Selector26~3_combout  & ( !\cpu|Selector25~4_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Pmem|data[29]~2_combout  $ (\cpu|Mux34~0_combout 
// ))) ) ) ) # ( !\cpu|Selector26~3_combout  & ( !\cpu|Selector25~4_combout  & ( (!\cpu|Selector25~3_combout  & ((!\cpu|Mux34~0_combout ) # (!\cpu|Pmem|data[29]~2_combout  $ (\cpu|Pmem|WideOr1~2_combout )))) # (\cpu|Selector25~3_combout  & 
// (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Pmem|data[29]~2_combout  $ (\cpu|Mux34~0_combout )))) ) ) )

	.dataa(!\cpu|Selector25~3_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(!\cpu|Selector26~3_combout ),
	.dataf(!\cpu|Selector25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux43~0 .extended_lut = "off";
defparam \cpu|Mux43~0 .lut_mask = 64'hE9A2C300C300C300;
defparam \cpu|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N44
dffeas \cpu|word[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[4] .is_wysiwyg = "true";
defparam \cpu|word[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \cpu|Add2~25 (
// Equation(s):
// \cpu|Add2~25_sumout  = SUM(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( 
// \cpu|Add2~18  ))
// \cpu|Add2~26  = CARRY(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( \cpu|Add2~18 
//  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~6_combout ),
	.datad(!\cpu|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][4]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~25_sumout ),
	.cout(\cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~25 .extended_lut = "off";
defparam \cpu|Add2~25 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \cpu|Mux67~0 (
// Equation(s):
// \cpu|Mux67~0_combout  = ( \cpu|Add2~25_sumout  & ( (!\cpu|Mux64~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult0~12 )))) # (\cpu|Mux64~0_combout  & (((\cpu|word [4])))) ) ) # ( !\cpu|Add2~25_sumout  & ( (!\cpu|Mux64~0_combout  & 
// (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult0~12 ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [4])))) ) )

	.dataa(!\cpu|Mux64~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Mult0~12 ),
	.datad(!\cpu|word [4]),
	.datae(gnd),
	.dataf(!\cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux67~0 .extended_lut = "off";
defparam \cpu|Mux67~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \cpu|Mux67~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N0
cyclonev_lcell_comb \cpu|cnum~21 (
// Equation(s):
// \cpu|cnum~21_combout  = ( \cpu|Mux67~0_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & (((!\cpu|Pmem|WideOr1~2_combout )) # (\cpu|Mux51~0_combout ))) # (\cpu|Pmem|data[2]~5_combout  & (((!\cpu|Mux43~0_combout )))) ) ) # ( !\cpu|Mux67~0_combout  & ( 
// (!\cpu|Pmem|data[2]~5_combout  & (\cpu|Mux51~0_combout  & (\cpu|Pmem|WideOr1~2_combout ))) # (\cpu|Pmem|data[2]~5_combout  & (((!\cpu|Mux43~0_combout )))) ) )

	.dataa(!\cpu|Mux51~0_combout ),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Pmem|data[2]~5_combout ),
	.datad(!\cpu|Mux43~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux67~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~21 .extended_lut = "off";
defparam \cpu|cnum~21 .lut_mask = 64'h1F101F10DFD0DFD0;
defparam \cpu|cnum~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N11
dffeas \cpu|Reg[30][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N48
cyclonev_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = ( \cpu|Reg[25][4]~q  & ( \cpu|Reg[30][4]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (((!\cpu|Pmem|Decoder0~4_combout )) # (\cpu|Reg[31][4]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Reg[24][4]~q ) # 
// (\cpu|Pmem|Decoder0~4_combout )))) ) ) ) # ( !\cpu|Reg[25][4]~q  & ( \cpu|Reg[30][4]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (((!\cpu|Pmem|Decoder0~4_combout )) # (\cpu|Reg[31][4]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & 
// (((!\cpu|Pmem|Decoder0~4_combout  & \cpu|Reg[24][4]~q )))) ) ) ) # ( \cpu|Reg[25][4]~q  & ( !\cpu|Reg[30][4]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[31][4]~DUPLICATE_q  & (\cpu|Pmem|Decoder0~4_combout ))) # (\cpu|Pmem|WideOr6~1_combout  & 
// (((\cpu|Reg[24][4]~q ) # (\cpu|Pmem|Decoder0~4_combout )))) ) ) ) # ( !\cpu|Reg[25][4]~q  & ( !\cpu|Reg[30][4]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[31][4]~DUPLICATE_q  & (\cpu|Pmem|Decoder0~4_combout ))) # (\cpu|Pmem|WideOr6~1_combout  & 
// (((!\cpu|Pmem|Decoder0~4_combout  & \cpu|Reg[24][4]~q )))) ) ) )

	.dataa(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Reg[24][4]~q ),
	.datae(!\cpu|Reg[25][4]~q ),
	.dataf(!\cpu|Reg[30][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~0 .extended_lut = "off";
defparam \cpu|Selector25~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \cpu|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N54
cyclonev_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = ( \cpu|Selector25~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & (!\cpu|Pmem|WideOr4~2_combout )) # (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Selector25~0_combout ) # (\cpu|Pmem|WideOr4~2_combout ))) ) ) # ( 
// !\cpu|Selector25~1_combout  & ( (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Selector25~0_combout ) # (\cpu|Pmem|WideOr4~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Pmem|WideOr4~2_combout ),
	.datad(!\cpu|Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~2 .extended_lut = "off";
defparam \cpu|Selector25~2 .lut_mask = 64'h03330333C3F3C3F3;
defparam \cpu|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N45
cyclonev_lcell_comb \cpu|Add3~29 (
// Equation(s):
// \cpu|Add3~29_sumout  = SUM(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add3~26  ))
// \cpu|Add3~30  = CARRY(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add3~26  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~7_combout ),
	.datad(!\cpu|Selector24~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~29_sumout ),
	.cout(\cpu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~29 .extended_lut = "off";
defparam \cpu|Add3~29 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N35
dffeas \cpu|s_word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[5] .is_wysiwyg = "true";
defparam \cpu|s_word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N33
cyclonev_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = ( \cpu|Mult1~13  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [5])))) # (\cpu|Mux55~0_combout  & (((\cpu|Add3~29_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) ) ) # ( !\cpu|Mult1~13  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word 
// [5])))) # (\cpu|Mux55~0_combout  & (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add3~29_sumout ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Add3~29_sumout ),
	.datad(!\cpu|s_word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~0 .extended_lut = "off";
defparam \cpu|Mux50~0 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \cpu|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \cpu|Add2~33 (
// Equation(s):
// \cpu|Add2~33_sumout  = SUM(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add2~26  ))
// \cpu|Add2~34  = CARRY(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr2~3_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr2~3_combout  & ((!\cpu|IP [7] & (\cpu|Selector5~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~DUPLICATE_q 
// ))))) ) + ( \cpu|Add2~26  ))

	.dataa(!\cpu|Pmem|WideOr2~3_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector5~7_combout ),
	.datad(!\cpu|Selector24~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~33_sumout ),
	.cout(\cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~33 .extended_lut = "off";
defparam \cpu|Add2~33 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N47
dffeas \cpu|word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[5] .is_wysiwyg = "true";
defparam \cpu|word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N45
cyclonev_lcell_comb \cpu|Mux66~0 (
// Equation(s):
// \cpu|Mux66~0_combout  = ( \cpu|Mult0~13  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Add2~33_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [5])))) ) ) # ( !\cpu|Mult0~13  & ( (!\cpu|Mux64~0_combout  & 
// (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add2~33_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [5])))) ) )

	.dataa(!\cpu|Mux64~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Add2~33_sumout ),
	.datad(!\cpu|word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux66~0 .extended_lut = "off";
defparam \cpu|Mux66~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|Mux66~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \cpu|cnum~23 (
// Equation(s):
// \cpu|cnum~23_combout  = ( \cpu|Pmem|data[2]~5_combout  & ( \cpu|cnum~22_combout  ) ) # ( !\cpu|Pmem|data[2]~5_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & ((\cpu|Mux66~0_combout ))) # (\cpu|Pmem|WideOr1~2_combout  & (\cpu|Mux50~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|cnum~22_combout ),
	.datac(!\cpu|Mux50~0_combout ),
	.datad(!\cpu|Mux66~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~23 .extended_lut = "off";
defparam \cpu|cnum~23 .lut_mask = 64'h05AF05AF33333333;
defparam \cpu|cnum~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N13
dffeas \cpu|Reg[0][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = ( \cpu|Reg[0][5]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[6][5]~q ) # (\cpu|Pmem|WideOr6~1_combout ))) ) ) # ( !\cpu|Reg[0][5]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & 
// (!\cpu|Pmem|WideOr6~1_combout  & \cpu|Reg[6][5]~q )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[6][5]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~1 .extended_lut = "off";
defparam \cpu|Selector24~1 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \cpu|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N4
dffeas \cpu|Reg[24][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][5] .is_wysiwyg = "true";
defparam \cpu|Reg[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N32
dffeas \cpu|Reg[25][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][5] .is_wysiwyg = "true";
defparam \cpu|Reg[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = ( \cpu|Reg[25][5]~q  & ( \cpu|Reg[31][5]~DUPLICATE_q  & ( ((!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[24][5]~q )))) # (\cpu|Pmem|Decoder0~4_combout ) ) ) ) # ( 
// !\cpu|Reg[25][5]~q  & ( \cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[24][5]~q ))))) # (\cpu|Pmem|Decoder0~4_combout  & 
// (((!\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( \cpu|Reg[25][5]~q  & ( !\cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~1_combout  & 
// ((\cpu|Reg[24][5]~q ))))) # (\cpu|Pmem|Decoder0~4_combout  & (((\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( !\cpu|Reg[25][5]~q  & ( !\cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|Decoder0~4_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & 
// (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[24][5]~q ))))) ) ) )

	.dataa(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[24][5]~q ),
	.datae(!\cpu|Reg[25][5]~q ),
	.dataf(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~0 .extended_lut = "off";
defparam \cpu|Selector24~0 .lut_mask = 64'h404C434F707C737F;
defparam \cpu|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = ( \cpu|Selector24~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Selector24~1_combout )) # (\cpu|Pmem|WideOr5~1_combout ))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|data[13]~7_combout )))) ) ) # ( 
// !\cpu|Selector24~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Selector24~1_combout )))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|data[13]~7_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Pmem|data[13]~7_combout ),
	.datad(!\cpu|Selector24~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~2 .extended_lut = "off";
defparam \cpu|Selector24~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \cpu|Add2~21 (
// Equation(s):
// \cpu|Add2~21_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector23~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|WideOr2~3_combout )))) ) + ( \cpu|Mux32~0_combout  ) + ( \cpu|Add2~34  ))
// \cpu|Add2~22  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector23~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|WideOr2~3_combout )))) ) + ( \cpu|Mux32~0_combout  ) + ( \cpu|Add2~34  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|WideOr2~3_combout ),
	.datad(!\cpu|Selector23~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux32~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~21_sumout ),
	.cout(\cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~21 .extended_lut = "off";
defparam \cpu|Add2~21 .lut_mask = 64'h0000FF000000028A;
defparam \cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N54
cyclonev_lcell_comb \cpu|Mux65~0 (
// Equation(s):
// \cpu|Mux65~0_combout  = ( \cpu|Mult0~14  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Add2~21_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [6])))) ) ) # ( !\cpu|Mult0~14  & ( (!\cpu|Mux64~0_combout  & 
// (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add2~21_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [6])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Add2~21_sumout ),
	.datad(!\cpu|word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux65~0 .extended_lut = "off";
defparam \cpu|Mux65~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N56
dffeas \cpu|word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[6] .is_wysiwyg = "true";
defparam \cpu|word[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N42
cyclonev_lcell_comb \cpu|cnum~18 (
// Equation(s):
// \cpu|cnum~18_combout  = ( \cpu|word [6] & ( \cpu|Mult0~14  & ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Add2~21_sumout ) # (\cpu|Pmem|data[29]~2_combout )) # (\cpu|Mux64~0_combout ))) ) ) ) # ( !\cpu|word [6] & ( \cpu|Mult0~14  & ( 
// (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Mux64~0_combout  & ((\cpu|Add2~21_sumout ) # (\cpu|Pmem|data[29]~2_combout )))) ) ) ) # ( \cpu|word [6] & ( !\cpu|Mult0~14  & ( (!\cpu|Pmem|WideOr1~2_combout  & (((!\cpu|Pmem|data[29]~2_combout  & 
// \cpu|Add2~21_sumout )) # (\cpu|Mux64~0_combout ))) ) ) ) # ( !\cpu|word [6] & ( !\cpu|Mult0~14  & ( (!\cpu|Pmem|WideOr1~2_combout  & (!\cpu|Mux64~0_combout  & (!\cpu|Pmem|data[29]~2_combout  & \cpu|Add2~21_sumout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Pmem|data[29]~2_combout ),
	.datad(!\cpu|Add2~21_sumout ),
	.datae(!\cpu|word [6]),
	.dataf(!\cpu|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~18 .extended_lut = "off";
defparam \cpu|cnum~18 .lut_mask = 64'h008022A208882AAA;
defparam \cpu|cnum~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N57
cyclonev_lcell_comb \cpu|cnum~17 (
// Equation(s):
// \cpu|cnum~17_combout  = ( \cpu|Mux32~0_combout  & ( \cpu|Selector23~2_combout  & ( (!\cpu|Pmem|data[29]~1_combout ) # (((!\cpu|Pmem|data[2]~4_combout ) # (\cpu|Pmem|WideOr1~1_combout )) # (\cpu|IP [7])) ) ) ) # ( !\cpu|Mux32~0_combout  & ( 
// \cpu|Selector23~2_combout  & ( (((!\cpu|Pmem|data[2]~4_combout ) # (\cpu|Pmem|WideOr1~1_combout )) # (\cpu|IP [7])) # (\cpu|Pmem|data[29]~1_combout ) ) ) ) # ( \cpu|Mux32~0_combout  & ( !\cpu|Selector23~2_combout  & ( (!\cpu|IP [7] & 
// (\cpu|Pmem|data[2]~4_combout  & (!\cpu|Pmem|data[29]~1_combout  $ (!\cpu|Pmem|WideOr1~1_combout )))) ) ) )

	.dataa(!\cpu|Pmem|data[29]~1_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|data[2]~4_combout ),
	.datad(!\cpu|Pmem|WideOr1~1_combout ),
	.datae(!\cpu|Mux32~0_combout ),
	.dataf(!\cpu|Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~17 .extended_lut = "off";
defparam \cpu|cnum~17 .lut_mask = 64'h00000408F7FFFBFF;
defparam \cpu|cnum~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \cpu|Add3~21 (
// Equation(s):
// \cpu|Add3~21_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector23~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|WideOr2~3_combout )))) ) + ( \cpu|Mux32~0_combout  ) + ( \cpu|Add3~30  ))
// \cpu|Add3~22  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector23~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|WideOr2~3_combout )))) ) + ( \cpu|Mux32~0_combout  ) + ( \cpu|Add3~30  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|WideOr2~3_combout ),
	.datad(!\cpu|Selector23~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux32~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~21_sumout ),
	.cout(\cpu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~21 .extended_lut = "off";
defparam \cpu|Add3~21 .lut_mask = 64'h0000FF000000028A;
defparam \cpu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N51
cyclonev_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = ( \cpu|Add3~21_sumout  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [6])))) # (\cpu|Mux55~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult1~14 )))) ) ) # ( !\cpu|Add3~21_sumout  & ( (!\cpu|Mux55~0_combout  & 
// (((\cpu|s_word [6])))) # (\cpu|Mux55~0_combout  & (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult1~14 ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Mult1~14 ),
	.datad(!\cpu|s_word [6]),
	.datae(gnd),
	.dataf(!\cpu|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux49~0 .extended_lut = "off";
defparam \cpu|Mux49~0 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \cpu|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N53
dffeas \cpu|s_word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[6] .is_wysiwyg = "true";
defparam \cpu|s_word[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \cpu|cnum~19 (
// Equation(s):
// \cpu|cnum~19_combout  = ( \cpu|Pmem|data[29]~2_combout  & ( \cpu|Pmem|data[2]~5_combout  & ( (\cpu|s_word [6] & \cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( \cpu|Pmem|data[2]~5_combout  & ( (\cpu|s_word [6] & 
// \cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( \cpu|Pmem|data[29]~2_combout  & ( !\cpu|Pmem|data[2]~5_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & \cpu|Mult1~14 ) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( !\cpu|Pmem|data[2]~5_combout  & ( 
// (\cpu|Pmem|WideOr1~2_combout  & \cpu|Add3~21_sumout ) ) ) )

	.dataa(!\cpu|s_word [6]),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Add3~21_sumout ),
	.datad(!\cpu|Mult1~14 ),
	.datae(!\cpu|Pmem|data[29]~2_combout ),
	.dataf(!\cpu|Pmem|data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~19 .extended_lut = "off";
defparam \cpu|cnum~19 .lut_mask = 64'h0303003311111111;
defparam \cpu|cnum~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N30
cyclonev_lcell_comb \cpu|cnum~20 (
// Equation(s):
// \cpu|cnum~20_combout  = ( \cpu|cnum~19_combout  & ( (!\cpu|Pmem|data[2]~5_combout ) # (\cpu|cnum~17_combout ) ) ) # ( !\cpu|cnum~19_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & (\cpu|cnum~18_combout )) # (\cpu|Pmem|data[2]~5_combout  & 
// ((\cpu|cnum~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[2]~5_combout ),
	.datac(!\cpu|cnum~18_combout ),
	.datad(!\cpu|cnum~17_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~20 .extended_lut = "off";
defparam \cpu|cnum~20 .lut_mask = 64'h0C3F0C3FCCFFCCFF;
defparam \cpu|cnum~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N1
dffeas \cpu|Reg[30][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N27
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Reg[30][6]~q  & ( (\cpu|Pmem|WideOr3~1_combout  & !\cpu|Pmem|Decoder0~3_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h0000000044444444;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N36
cyclonev_lcell_comb \cpu|Selector1~1 (
// Equation(s):
// \cpu|Selector1~1_combout  = ( \cpu|IP [1] & ( (!\cpu|IP [0] & (\cpu|IP [3] & (\cpu|Pmem|Decoder0~1_combout  & !\cpu|IP [2]))) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|Pmem|Decoder0~1_combout ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~1 .extended_lut = "off";
defparam \cpu|Selector1~1 .lut_mask = 64'h0000000002000200;
defparam \cpu|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N33
cyclonev_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = ( !\cpu|Selector1~1_combout  & ( (!\cpu|Pmem|WideOr2~2_combout ) # (!\cpu|Selector5~0_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~0 .extended_lut = "off";
defparam \cpu|Selector1~0 .lut_mask = 64'hFAFAFAFA00000000;
defparam \cpu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N45
cyclonev_lcell_comb \cpu|Selector11~0 (
// Equation(s):
// \cpu|Selector11~0_combout  = ( \cpu|Selector3~0_combout  & ( (!\cpu|Equal5~0_combout  & ((!\cpu|Selector2~0_combout ) # ((\cpu|Equal4~0_combout )))) # (\cpu|Equal5~0_combout  & (((!\cpu|Selector1~0_combout )))) ) ) # ( !\cpu|Selector3~0_combout  & ( 
// (!\cpu|Equal5~0_combout  & (!\cpu|Selector2~0_combout  & ((!\cpu|Equal4~0_combout )))) # (\cpu|Equal5~0_combout  & (((!\cpu|Selector1~0_combout )))) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|Equal4~0_combout ),
	.datad(!\cpu|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector11~0 .extended_lut = "off";
defparam \cpu|Selector11~0 .lut_mask = 64'hA0CCA0CCAFCCAFCC;
defparam \cpu|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N3
cyclonev_lcell_comb \cpu|Reg[30][5]~feeder (
// Equation(s):
// \cpu|Reg[30][5]~feeder_combout  = \cpu|Selector11~0_combout 

	.dataa(!\cpu|Selector11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N5
dffeas \cpu|Reg[30][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N39
cyclonev_lcell_comb \cpu|Selector5~7 (
// Equation(s):
// \cpu|Selector5~7_combout  = ( \cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Reg[31][5]~DUPLICATE_q  & \cpu|Pmem|WideOr3~1_combout ) ) ) # ( !\cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Pmem|WideOr3~1_combout  & \cpu|Reg[30][5]~DUPLICATE_q ) ) )

	.dataa(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~7 .extended_lut = "off";
defparam \cpu|Selector5~7 .lut_mask = 64'h000F000F05050505;
defparam \cpu|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = ( !\cpu|Selector1~1_combout  & ( (!\cpu|Pmem|WideOr2~2_combout ) # (!\cpu|Selector5~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~2_combout ),
	.datad(!\cpu|Selector5~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~0 .extended_lut = "off";
defparam \cpu|Selector2~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \cpu|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N42
cyclonev_lcell_comb \cpu|Selector10~0 (
// Equation(s):
// \cpu|Selector10~0_combout  = ( \cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & (!\cpu|Selector2~0_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Selector0~0_combout ))) ) ) # ( !\cpu|Equal4~0_combout  & ( (!\cpu|Equal5~0_combout  & 
// (!\cpu|Selector1~0_combout )) # (\cpu|Equal5~0_combout  & ((\cpu|Selector0~0_combout ))) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|Selector0~0_combout ),
	.datad(!\cpu|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector10~0 .extended_lut = "off";
defparam \cpu|Selector10~0 .lut_mask = 64'hCC0FCC0FAA0FAA0F;
defparam \cpu|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N40
dffeas \cpu|Reg[24][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[24][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[24][6] .is_wysiwyg = "true";
defparam \cpu|Reg[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N11
dffeas \cpu|Reg[25][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[25][7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[25][6] .is_wysiwyg = "true";
defparam \cpu|Reg[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N9
cyclonev_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = ( \cpu|Reg[30][6]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (!\cpu|Pmem|Decoder0~4_combout )) # (\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|Decoder0~4_combout  & (\cpu|Reg[24][6]~q )) # (\cpu|Pmem|Decoder0~4_combout  & 
// ((\cpu|Reg[25][6]~q ))))) ) ) # ( !\cpu|Reg[30][6]~q  & ( (\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|Decoder0~4_combout  & (\cpu|Reg[24][6]~q )) # (\cpu|Pmem|Decoder0~4_combout  & ((\cpu|Reg[25][6]~q ))))) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~4_combout ),
	.datac(!\cpu|Reg[24][6]~q ),
	.datad(!\cpu|Reg[25][6]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~0 .extended_lut = "off";
defparam \cpu|Selector23~0 .lut_mask = 64'h041504158C9D8C9D;
defparam \cpu|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \cpu|Selector23~3 (
// Equation(s):
// \cpu|Selector23~3_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector23~0_combout  ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Selector23~1_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|Selector23~0_combout ),
	.datac(!\cpu|Selector23~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~3 .extended_lut = "off";
defparam \cpu|Selector23~3 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cpu|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N21
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_sumout  = SUM(( \cpu|Mux39~0_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector22~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|data[13]~10_combout )))) ) + ( \cpu|Add2~22  ))
// \cpu|Add2~2  = CARRY(( \cpu|Mux39~0_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector22~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|data[13]~10_combout )))) ) + ( \cpu|Add2~22  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|data[13]~10_combout ),
	.datad(!\cpu|Mux39~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~3_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~1_sumout ),
	.cout(\cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h0000FD75000000FF;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \cpu|Add2~29 (
// Equation(s):
// \cpu|Add2~29_sumout  = SUM(( GND ) + ( GND ) + ( \cpu|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~29 .extended_lut = "off";
defparam \cpu|Add2~29 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N18
cyclonev_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = ( \cpu|Mult0~16  & ( (!\cpu|Mux64~0_combout  & (((\cpu|Add2~29_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [8])))) ) ) # ( !\cpu|Mult0~16  & ( (!\cpu|Mux64~0_combout  & 
// (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add2~29_sumout ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [8])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Add2~29_sumout ),
	.datad(!\cpu|word [8]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux63~0 .extended_lut = "off";
defparam \cpu|Mux63~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N19
dffeas \cpu|word[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[8] .is_wysiwyg = "true";
defparam \cpu|word[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N6
cyclonev_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( \cpu|Pmem|Decoder0~5_combout  ) ) # ( !\cpu|Pmem|WideOr1~0_combout  & ( (!\cpu|IP [3] & (\cpu|Pmem|Decoder0~5_combout  & ((\cpu|Pmem|data[2]~3_combout ) # (\cpu|Pmem|data[29]~0_combout )))) ) )

	.dataa(!\cpu|Pmem|data[29]~0_combout ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|Pmem|Decoder0~5_combout ),
	.datad(!\cpu|Pmem|data[2]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux62~0 .extended_lut = "off";
defparam \cpu|Mux62~0 .lut_mask = 64'h040C040C0F0F0F0F;
defparam \cpu|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N27
cyclonev_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = ( \cpu|Mult0~22  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [14]))) ) ) # ( !\cpu|Mult0~22  & ( (\cpu|Mux62~0_combout  & (\cpu|Mux64~0_combout  & \cpu|word [14])) ) )

	.dataa(!\cpu|Mux62~0_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [14]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux57~0 .extended_lut = "off";
defparam \cpu|Mux57~0 .lut_mask = 64'h0011001144554455;
defparam \cpu|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N29
dffeas \cpu|word[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[14] .is_wysiwyg = "true";
defparam \cpu|word[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N3
cyclonev_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout  & (\cpu|Mult0~19 )) # (\cpu|Mux64~0_combout  & ((\cpu|word [11])))))

	.dataa(!\cpu|Mux62~0_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mult0~19 ),
	.datad(!\cpu|word [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux60~0 .extended_lut = "off";
defparam \cpu|Mux60~0 .lut_mask = 64'h0415041504150415;
defparam \cpu|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N4
dffeas \cpu|word[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[11] .is_wysiwyg = "true";
defparam \cpu|word[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N0
cyclonev_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = ( \cpu|Mult0~21  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [13]))) ) ) # ( !\cpu|Mult0~21  & ( (\cpu|Mux62~0_combout  & (\cpu|Mux64~0_combout  & \cpu|word [13])) ) )

	.dataa(!\cpu|Mux62~0_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [13]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux58~0 .extended_lut = "off";
defparam \cpu|Mux58~0 .lut_mask = 64'h0011001144554455;
defparam \cpu|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N2
dffeas \cpu|word[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[13] .is_wysiwyg = "true";
defparam \cpu|word[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N24
cyclonev_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = ( \cpu|Mult0~23  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [15]))) ) ) # ( !\cpu|Mult0~23  & ( (\cpu|Mux62~0_combout  & (\cpu|Mux64~0_combout  & \cpu|word [15])) ) )

	.dataa(!\cpu|Mux62~0_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(gnd),
	.datad(!\cpu|word [15]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux56~0 .extended_lut = "off";
defparam \cpu|Mux56~0 .lut_mask = 64'h0011001144554455;
defparam \cpu|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N25
dffeas \cpu|word[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[15] .is_wysiwyg = "true";
defparam \cpu|word[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N21
cyclonev_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = ( \cpu|Mult0~20  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [12]))) ) ) # ( !\cpu|Mult0~20  & ( (\cpu|Mux64~0_combout  & (\cpu|Mux62~0_combout  & \cpu|word [12])) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mux62~0_combout ),
	.datad(!\cpu|word [12]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux59~0 .extended_lut = "off";
defparam \cpu|Mux59~0 .lut_mask = 64'h000300030C0F0C0F;
defparam \cpu|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N23
dffeas \cpu|word[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[12] .is_wysiwyg = "true";
defparam \cpu|word[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N30
cyclonev_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = ( \cpu|Mult0~18  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [10]))) ) ) # ( !\cpu|Mult0~18  & ( (\cpu|Mux64~0_combout  & (\cpu|Mux62~0_combout  & \cpu|word [10])) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mux62~0_combout ),
	.datad(!\cpu|word [10]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux61~0 .extended_lut = "off";
defparam \cpu|Mux61~0 .lut_mask = 64'h000300030C0F0C0F;
defparam \cpu|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N31
dffeas \cpu|word[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[10] .is_wysiwyg = "true";
defparam \cpu|word[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N36
cyclonev_lcell_comb \cpu|Reg~12 (
// Equation(s):
// \cpu|Reg~12_combout  = ( !\cpu|word [12] & ( !\cpu|word [10] & ( (!\cpu|word [14] & (!\cpu|word [11] & (!\cpu|word [13] & !\cpu|word [15]))) ) ) )

	.dataa(!\cpu|word [14]),
	.datab(!\cpu|word [11]),
	.datac(!\cpu|word [13]),
	.datad(!\cpu|word [15]),
	.datae(!\cpu|word [12]),
	.dataf(!\cpu|word [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~12 .extended_lut = "off";
defparam \cpu|Reg~12 .lut_mask = 64'h8000000000000000;
defparam \cpu|Reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N12
cyclonev_lcell_comb \cpu|Reg~13 (
// Equation(s):
// \cpu|Reg~13_combout  = ( !\cpu|Mult0~22  & ( !\cpu|Mult0~23  & ( (!\cpu|Mult0~20  & (!\cpu|Mult0~19  & (!\cpu|Mult0~21  & !\cpu|Mult0~18 ))) ) ) )

	.dataa(!\cpu|Mult0~20 ),
	.datab(!\cpu|Mult0~19 ),
	.datac(!\cpu|Mult0~21 ),
	.datad(!\cpu|Mult0~18 ),
	.datae(!\cpu|Mult0~22 ),
	.dataf(!\cpu|Mult0~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~13 .extended_lut = "off";
defparam \cpu|Reg~13 .lut_mask = 64'h8000000000000000;
defparam \cpu|Reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N44
dffeas \cpu|word[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux62~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[9] .is_wysiwyg = "true";
defparam \cpu|word[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N42
cyclonev_lcell_comb \cpu|Mux62~1 (
// Equation(s):
// \cpu|Mux62~1_combout  = ( \cpu|Mult0~17  & ( (\cpu|Mux62~0_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [9]))) ) ) # ( !\cpu|Mult0~17  & ( (\cpu|Mux64~0_combout  & (\cpu|Mux62~0_combout  & \cpu|word [9])) ) )

	.dataa(gnd),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mux62~0_combout ),
	.datad(!\cpu|word [9]),
	.datae(gnd),
	.dataf(!\cpu|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux62~1 .extended_lut = "off";
defparam \cpu|Mux62~1 .lut_mask = 64'h000300030C0F0C0F;
defparam \cpu|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N48
cyclonev_lcell_comb \cpu|Reg~14 (
// Equation(s):
// \cpu|Reg~14_combout  = ( !\cpu|Pmem|WideOr1~2_combout  & ( !\cpu|Mux62~1_combout  & ( (!\cpu|Mux62~0_combout ) # ((!\cpu|Mux64~0_combout  & ((\cpu|Reg~13_combout ))) # (\cpu|Mux64~0_combout  & (\cpu|Reg~12_combout ))) ) ) )

	.dataa(!\cpu|Reg~12_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mux62~0_combout ),
	.datad(!\cpu|Reg~13_combout ),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(!\cpu|Mux62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~14 .extended_lut = "off";
defparam \cpu|Reg~14 .lut_mask = 64'hF1FD000000000000;
defparam \cpu|Reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N54
cyclonev_lcell_comb \cpu|Reg~15 (
// Equation(s):
// \cpu|Reg~15_combout  = ( \cpu|Mux64~0_combout  & ( \cpu|Reg~14_combout  & ( !\cpu|word [8] ) ) ) # ( !\cpu|Mux64~0_combout  & ( \cpu|Reg~14_combout  & ( (!\cpu|Pmem|data[29]~2_combout  & (!\cpu|Add2~29_sumout )) # (\cpu|Pmem|data[29]~2_combout  & 
// ((!\cpu|Mult0~16 ))) ) ) )

	.dataa(!\cpu|Add2~29_sumout ),
	.datab(!\cpu|word [8]),
	.datac(!\cpu|Pmem|data[29]~2_combout ),
	.datad(!\cpu|Mult0~16 ),
	.datae(!\cpu|Mux64~0_combout ),
	.dataf(!\cpu|Reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~15 .extended_lut = "off";
defparam \cpu|Reg~15 .lut_mask = 64'h00000000AFA0CCCC;
defparam \cpu|Reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \cpu|Reg~22 (
// Equation(s):
// \cpu|Reg~22_combout  = ( \cpu|Reg~15_combout  & ( (\cpu|Reg[31][4]~q  & \cpu|Pmem|data[2]~5_combout ) ) ) # ( !\cpu|Reg~15_combout  & ( (!\cpu|Pmem|data[2]~5_combout ) # (\cpu|Reg[31][4]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Pmem|data[2]~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~22 .extended_lut = "off";
defparam \cpu|Reg~22 .lut_mask = 64'hFF0FFF0F000F000F;
defparam \cpu|Reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N24
cyclonev_lcell_comb \cpu|Reg[31][4]~16 (
// Equation(s):
// \cpu|Reg[31][4]~16_combout  = ( \cpu|Reg[31][4]~q  & ( \cpu|Reg~22_combout  & ( (!\cpu|Reg[31][5]~23_combout ) # ((!\cpu|Pmem|WideOr0~0_combout  & (!\cpu|Pmem|data[13]~7_combout  $ (\cpu|Pmem|data[32]~9_combout )))) ) ) ) # ( !\cpu|Reg[31][4]~q  & ( 
// \cpu|Reg~22_combout  & ( (\cpu|Reg[31][5]~23_combout  & (\cpu|Pmem|data[13]~7_combout  & (\cpu|Pmem|data[32]~9_combout  & !\cpu|Pmem|WideOr0~0_combout ))) ) ) ) # ( \cpu|Reg[31][4]~q  & ( !\cpu|Reg~22_combout  & ( (!\cpu|Reg[31][5]~23_combout ) # 
// ((!\cpu|Pmem|data[13]~7_combout  & (!\cpu|Pmem|data[32]~9_combout  & !\cpu|Pmem|WideOr0~0_combout ))) ) ) )

	.dataa(!\cpu|Reg[31][5]~23_combout ),
	.datab(!\cpu|Pmem|data[13]~7_combout ),
	.datac(!\cpu|Pmem|data[32]~9_combout ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(!\cpu|Reg[31][4]~q ),
	.dataf(!\cpu|Reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][4]~16 .extended_lut = "off";
defparam \cpu|Reg[31][4]~16 .lut_mask = 64'h0000EAAA0100EBAA;
defparam \cpu|Reg[31][4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y15_N25
dffeas \cpu|Reg[31][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N6
cyclonev_lcell_comb \cpu|Selector5~6 (
// Equation(s):
// \cpu|Selector5~6_combout  = (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|Decoder0~3_combout  & ((\cpu|Reg[30][4]~q ))) # (\cpu|Pmem|Decoder0~3_combout  & (\cpu|Reg[31][4]~DUPLICATE_q ))))

	.dataa(!\cpu|Reg[31][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Pmem|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~6 .extended_lut = "off";
defparam \cpu|Selector5~6 .lut_mask = 64'h0305030503050305;
defparam \cpu|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector5~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Selector5~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N21
cyclonev_lcell_comb \cpu|Selector13~0 (
// Equation(s):
// \cpu|Selector13~0_combout  = ( \cpu|Equal5~0_combout  & ( \cpu|Selector3~0_combout  ) ) # ( !\cpu|Equal5~0_combout  & ( (!\cpu|Equal4~0_combout  & (\cpu|Selector4~0_combout )) # (\cpu|Equal4~0_combout  & ((\cpu|Selector5~4_combout ))) ) )

	.dataa(!\cpu|Selector4~0_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(!\cpu|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector13~0 .extended_lut = "off";
defparam \cpu|Selector13~0 .lut_mask = 64'h447744770F0F0F0F;
defparam \cpu|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N3
cyclonev_lcell_comb \cpu|Reg[30][3]~feeder (
// Equation(s):
// \cpu|Reg[30][3]~feeder_combout  = ( \cpu|Selector13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N5
dffeas \cpu|Reg[30][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][3]~feeder_combout ),
	.asdata(\cpu|cnum~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N18
cyclonev_lcell_comb \cpu|Selector5~5 (
// Equation(s):
// \cpu|Selector5~5_combout  = (\cpu|Pmem|WideOr3~1_combout  & (!\cpu|Pmem|Decoder0~3_combout  & \cpu|Reg[30][3]~q ))

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~3_combout ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~5 .extended_lut = "off";
defparam \cpu|Selector5~5 .lut_mask = 64'h0404040404040404;
defparam \cpu|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = (\cpu|Selector5~5_combout  & \cpu|Pmem|WideOr2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector5~5_combout ),
	.datad(!\cpu|Pmem|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N18
cyclonev_lcell_comb \cpu|Selector14~0 (
// Equation(s):
// \cpu|Selector14~0_combout  = ( \cpu|Selector6~0_combout  & ( (!\cpu|Equal5~0_combout  & (((\cpu|Selector5~4_combout ) # (\cpu|Equal4~0_combout )))) # (\cpu|Equal5~0_combout  & (\cpu|Selector4~0_combout )) ) ) # ( !\cpu|Selector6~0_combout  & ( 
// (!\cpu|Equal5~0_combout  & (((!\cpu|Equal4~0_combout  & \cpu|Selector5~4_combout )))) # (\cpu|Equal5~0_combout  & (\cpu|Selector4~0_combout )) ) )

	.dataa(!\cpu|Selector4~0_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Equal5~0_combout ),
	.datad(!\cpu|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector14~0 .extended_lut = "off";
defparam \cpu|Selector14~0 .lut_mask = 64'h05C505C535F535F5;
defparam \cpu|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \cpu|Reg[30][2]~feeder (
// Equation(s):
// \cpu|Reg[30][2]~feeder_combout  = \cpu|Selector14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N4
dffeas \cpu|Reg[30][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][2]~feeder_combout ),
	.asdata(\cpu|cnum~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \cpu|Selector5~3 (
// Equation(s):
// \cpu|Selector5~3_combout  = ( \cpu|Reg[30][2]~q  & ( (\cpu|Pmem|WideOr3~1_combout  & !\cpu|Pmem|Decoder0~3_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~3 .extended_lut = "off";
defparam \cpu|Selector5~3 .lut_mask = 64'h0000000044444444;
defparam \cpu|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \cpu|Selector5~4 (
// Equation(s):
// \cpu|Selector5~4_combout  = ( \cpu|Selector5~3_combout  & ( (\cpu|Pmem|WideOr3~1_combout ) # (\cpu|Pmem|WideOr2~2_combout ) ) ) # ( !\cpu|Selector5~3_combout  & ( (!\cpu|Pmem|WideOr2~2_combout  & \cpu|Pmem|WideOr3~1_combout ) ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr3~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~4 .extended_lut = "off";
defparam \cpu|Selector5~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cpu|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N15
cyclonev_lcell_comb \cpu|Selector15~0 (
// Equation(s):
// \cpu|Selector15~0_combout  = ( \cpu|Equal5~0_combout  & ( \cpu|Selector5~4_combout  ) ) # ( !\cpu|Equal5~0_combout  & ( (!\cpu|Equal4~0_combout  & ((\cpu|Selector6~0_combout ))) # (\cpu|Equal4~0_combout  & (\cpu|Selector7~1_combout )) ) )

	.dataa(!\cpu|Selector7~1_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Selector6~0_combout ),
	.datad(!\cpu|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector15~0 .extended_lut = "off";
defparam \cpu|Selector15~0 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \cpu|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N6
cyclonev_lcell_comb \cpu|Reg[30][1]~feeder (
// Equation(s):
// \cpu|Reg[30][1]~feeder_combout  = ( \cpu|Selector15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N8
dffeas \cpu|Reg[30][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N51
cyclonev_lcell_comb \cpu|Selector5~2 (
// Equation(s):
// \cpu|Selector5~2_combout  = (\cpu|Reg[30][1]~q  & (\cpu|Pmem|WideOr3~1_combout  & !\cpu|Pmem|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Pmem|Decoder0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~2 .extended_lut = "off";
defparam \cpu|Selector5~2 .lut_mask = 64'h0300030003000300;
defparam \cpu|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N15
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Selector5~2_combout  & ( \cpu|Pmem|WideOr2~2_combout  ) )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h0000000055555555;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N12
cyclonev_lcell_comb \cpu|Selector16~0 (
// Equation(s):
// \cpu|Selector16~0_combout  = ( \cpu|Equal5~0_combout  & ( \cpu|Selector6~0_combout  ) ) # ( !\cpu|Equal5~0_combout  & ( (\cpu|Selector7~1_combout  & !\cpu|Equal4~0_combout ) ) )

	.dataa(!\cpu|Selector7~1_combout ),
	.datab(!\cpu|Equal4~0_combout ),
	.datac(!\cpu|Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector16~0 .extended_lut = "off";
defparam \cpu|Selector16~0 .lut_mask = 64'h444444440F0F0F0F;
defparam \cpu|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y14_N0
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = ( \cpu|Selector16~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y14_N1
dffeas \cpu|Reg[30][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(\cpu|cnum~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( !\cpu|Pmem|Decoder0~3_combout  & ( (\cpu|Pmem|WideOr3~1_combout  & \cpu|Reg[30][0]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Reg[30][0]~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h000F000F00000000;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N24
cyclonev_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = ( \cpu|Pmem|WideOr2~2_combout  & ( \cpu|Selector7~0_combout  ) ) # ( !\cpu|Pmem|WideOr2~2_combout  & ( \cpu|Reg[0][0]~q  ) )

	.dataa(gnd),
	.datab(!\cpu|Selector7~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg[0][0]~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~0 .extended_lut = "off";
defparam \cpu|Mux38~0 .lut_mask = 64'h00FF00FF33333333;
defparam \cpu|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N33
cyclonev_lcell_comb \cpu|Mux64~1 (
// Equation(s):
// \cpu|Mux64~1_combout  = ( \cpu|Add2~1_sumout  & ( (!\cpu|Mux64~0_combout  & ((!\cpu|Pmem|data[29]~2_combout ) # ((\cpu|Mult0~15 )))) # (\cpu|Mux64~0_combout  & (((\cpu|word [7])))) ) ) # ( !\cpu|Add2~1_sumout  & ( (!\cpu|Mux64~0_combout  & 
// (\cpu|Pmem|data[29]~2_combout  & (\cpu|Mult0~15 ))) # (\cpu|Mux64~0_combout  & (((\cpu|word [7])))) ) )

	.dataa(!\cpu|Pmem|data[29]~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|Mult0~15 ),
	.datad(!\cpu|word [7]),
	.datae(gnd),
	.dataf(!\cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux64~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux64~1 .extended_lut = "off";
defparam \cpu|Mux64~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \cpu|Mux64~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y14_N35
dffeas \cpu|word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux64~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|word[7] .is_wysiwyg = "true";
defparam \cpu|word[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N6
cyclonev_lcell_comb \cpu|cnum~1 (
// Equation(s):
// \cpu|cnum~1_combout  = ( \cpu|Mult0~15  & ( \cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Mux64~0_combout ) # (\cpu|word [7]))) ) ) ) # ( !\cpu|Mult0~15  & ( \cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & 
// (\cpu|Mux64~0_combout  & \cpu|word [7])) ) ) ) # ( \cpu|Mult0~15  & ( !\cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Mux64~0_combout  & ((\cpu|Add2~1_sumout ))) # (\cpu|Mux64~0_combout  & (\cpu|word [7])))) ) ) ) # ( 
// !\cpu|Mult0~15  & ( !\cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Mux64~0_combout  & ((\cpu|Add2~1_sumout ))) # (\cpu|Mux64~0_combout  & (\cpu|word [7])))) ) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|Mux64~0_combout ),
	.datac(!\cpu|word [7]),
	.datad(!\cpu|Add2~1_sumout ),
	.datae(!\cpu|Mult0~15 ),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~1 .extended_lut = "off";
defparam \cpu|cnum~1 .lut_mask = 64'h028A028A02028A8A;
defparam \cpu|cnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \cpu|Add3~1 (
// Equation(s):
// \cpu|Add3~1_sumout  = SUM(( \cpu|Mux39~0_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr4~3_combout  & ((\cpu|Selector22~3_combout ))) # (\cpu|Pmem|WideOr4~3_combout  & (\cpu|Pmem|data[13]~10_combout )))) ) + ( \cpu|Add3~22  ))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|Pmem|WideOr4~3_combout ),
	.datac(!\cpu|Pmem|data[13]~10_combout ),
	.datad(!\cpu|Mux39~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~3_combout ),
	.datag(gnd),
	.cin(\cpu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~1 .extended_lut = "off";
defparam \cpu|Add3~1 .lut_mask = 64'h0000FD75000000FF;
defparam \cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = ( \cpu|Mult1~15  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word [7])))) # (\cpu|Mux55~0_combout  & (((\cpu|Add3~1_sumout )) # (\cpu|Pmem|data[29]~2_combout ))) ) ) # ( !\cpu|Mult1~15  & ( (!\cpu|Mux55~0_combout  & (((\cpu|s_word 
// [7])))) # (\cpu|Mux55~0_combout  & (!\cpu|Pmem|data[29]~2_combout  & (\cpu|Add3~1_sumout ))) ) )

	.dataa(!\cpu|Mux55~0_combout ),
	.datab(!\cpu|Pmem|data[29]~2_combout ),
	.datac(!\cpu|Add3~1_sumout ),
	.datad(!\cpu|s_word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~0 .extended_lut = "off";
defparam \cpu|Mux48~0 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \cpu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N38
dffeas \cpu|s_word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[7] .is_wysiwyg = "true";
defparam \cpu|s_word[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \cpu|cnum~2 (
// Equation(s):
// \cpu|cnum~2_combout  = ( \cpu|Pmem|data[29]~2_combout  & ( \cpu|Mult1~15  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout ) # (\cpu|s_word [7]))) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( \cpu|Mult1~15  & ( 
// (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & ((\cpu|Add3~1_sumout ))) # (\cpu|Pmem|data[2]~5_combout  & (\cpu|s_word [7])))) ) ) ) # ( \cpu|Pmem|data[29]~2_combout  & ( !\cpu|Mult1~15  & ( (\cpu|s_word [7] & 
// (\cpu|Pmem|WideOr1~2_combout  & \cpu|Pmem|data[2]~5_combout )) ) ) ) # ( !\cpu|Pmem|data[29]~2_combout  & ( !\cpu|Mult1~15  & ( (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|Pmem|data[2]~5_combout  & ((\cpu|Add3~1_sumout ))) # (\cpu|Pmem|data[2]~5_combout  & 
// (\cpu|s_word [7])))) ) ) )

	.dataa(!\cpu|s_word [7]),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Pmem|data[2]~5_combout ),
	.datad(!\cpu|Add3~1_sumout ),
	.datae(!\cpu|Pmem|data[29]~2_combout ),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~2 .extended_lut = "off";
defparam \cpu|cnum~2 .lut_mask = 64'h0131010101313131;
defparam \cpu|cnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N33
cyclonev_lcell_comb \cpu|cnum~3 (
// Equation(s):
// \cpu|cnum~3_combout  = ( \cpu|cnum~2_combout  & ( (!\cpu|Pmem|data[2]~5_combout ) # (\cpu|cnum~0_combout ) ) ) # ( !\cpu|cnum~2_combout  & ( (!\cpu|Pmem|data[2]~5_combout  & ((\cpu|cnum~1_combout ))) # (\cpu|Pmem|data[2]~5_combout  & (\cpu|cnum~0_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[2]~5_combout ),
	.datac(!\cpu|cnum~0_combout ),
	.datad(!\cpu|cnum~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~3 .extended_lut = "off";
defparam \cpu|cnum~3 .lut_mask = 64'h03CF03CFCFCFCFCF;
defparam \cpu|cnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N40
dffeas \cpu|Reg[0][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][7]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[0][7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][7] .is_wysiwyg = "true";
defparam \cpu|Reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N47
dffeas \cpu|Reg[6][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[6][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[6][7] .is_wysiwyg = "true";
defparam \cpu|Reg[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N45
cyclonev_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[0][7]~q  & !\cpu|Pmem|Decoder0~4_combout ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|Decoder0~4_combout  & \cpu|Reg[6][7]~q ) ) )

	.dataa(!\cpu|Reg[0][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~4_combout ),
	.datad(!\cpu|Reg[6][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~1 .extended_lut = "off";
defparam \cpu|Selector22~1 .lut_mask = 64'h00F000F050505050;
defparam \cpu|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N51
cyclonev_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = ( \cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Selector22~1_combout )) # (\cpu|Pmem|WideOr5~1_combout ))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|data[13]~7_combout )))) ) ) # ( 
// !\cpu|Selector22~0_combout  & ( (!\cpu|Pmem|WideOr4~2_combout  & (!\cpu|Pmem|WideOr5~1_combout  & (\cpu|Selector22~1_combout ))) # (\cpu|Pmem|WideOr4~2_combout  & (((\cpu|Pmem|data[13]~7_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~2_combout ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Selector22~1_combout ),
	.datad(!\cpu|Pmem|data[13]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~2 .extended_lut = "off";
defparam \cpu|Selector22~2 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \cpu|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N24
cyclonev_lcell_comb \cpu|LessThan4~0 (
// Equation(s):
// \cpu|LessThan4~0_combout  = ( \cpu|Selector29~2_combout  & ( \cpu|Selector27~1_combout  & ( (\cpu|Selector5~4_combout  & (\cpu|Selector6~0_combout  & !\cpu|Selector28~2_combout )) ) ) ) # ( !\cpu|Selector29~2_combout  & ( \cpu|Selector27~1_combout  & ( 
// (\cpu|Selector5~4_combout  & ((!\cpu|Selector6~0_combout  & (\cpu|Selector7~1_combout  & !\cpu|Selector28~2_combout )) # (\cpu|Selector6~0_combout  & ((!\cpu|Selector28~2_combout ) # (\cpu|Selector7~1_combout ))))) ) ) ) # ( \cpu|Selector29~2_combout  & ( 
// !\cpu|Selector27~1_combout  & ( ((\cpu|Selector6~0_combout  & !\cpu|Selector28~2_combout )) # (\cpu|Selector5~4_combout ) ) ) ) # ( !\cpu|Selector29~2_combout  & ( !\cpu|Selector27~1_combout  & ( ((!\cpu|Selector6~0_combout  & (\cpu|Selector7~1_combout  & 
// !\cpu|Selector28~2_combout )) # (\cpu|Selector6~0_combout  & ((!\cpu|Selector28~2_combout ) # (\cpu|Selector7~1_combout )))) # (\cpu|Selector5~4_combout ) ) ) )

	.dataa(!\cpu|Selector5~4_combout ),
	.datab(!\cpu|Selector6~0_combout ),
	.datac(!\cpu|Selector7~1_combout ),
	.datad(!\cpu|Selector28~2_combout ),
	.datae(!\cpu|Selector29~2_combout ),
	.dataf(!\cpu|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~0 .extended_lut = "off";
defparam \cpu|LessThan4~0 .lut_mask = 64'h7F57775515011100;
defparam \cpu|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N3
cyclonev_lcell_comb \cpu|LessThan4~1 (
// Equation(s):
// \cpu|LessThan4~1_combout  = ( \cpu|LessThan4~0_combout  & ( (!\cpu|Selector25~2_combout  & ((!\cpu|Selector26~2_combout ) # ((\cpu|Selector4~0_combout ) # (\cpu|Selector3~0_combout )))) # (\cpu|Selector25~2_combout  & (\cpu|Selector3~0_combout  & 
// ((!\cpu|Selector26~2_combout ) # (\cpu|Selector4~0_combout )))) ) ) # ( !\cpu|LessThan4~0_combout  & ( (!\cpu|Selector25~2_combout  & (((!\cpu|Selector26~2_combout  & \cpu|Selector4~0_combout )) # (\cpu|Selector3~0_combout ))) # (\cpu|Selector25~2_combout 
//  & (!\cpu|Selector26~2_combout  & (\cpu|Selector3~0_combout  & \cpu|Selector4~0_combout ))) ) )

	.dataa(!\cpu|Selector26~2_combout ),
	.datab(!\cpu|Selector25~2_combout ),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(!\cpu|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~1 .extended_lut = "off";
defparam \cpu|LessThan4~1 .lut_mask = 64'h0C8E0C8E8ECF8ECF;
defparam \cpu|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \cpu|LessThan4~2 (
// Equation(s):
// \cpu|LessThan4~2_combout  = ( \cpu|Selector23~2_combout  & ( (!\cpu|Selector1~0_combout  & ((!\cpu|Selector2~0_combout  & ((!\cpu|Selector24~2_combout ) # (\cpu|LessThan4~1_combout ))) # (\cpu|Selector2~0_combout  & (!\cpu|Selector24~2_combout  & 
// \cpu|LessThan4~1_combout )))) ) ) # ( !\cpu|Selector23~2_combout  & ( (!\cpu|Selector1~0_combout ) # ((!\cpu|Selector2~0_combout  & ((!\cpu|Selector24~2_combout ) # (\cpu|LessThan4~1_combout ))) # (\cpu|Selector2~0_combout  & (!\cpu|Selector24~2_combout  
// & \cpu|LessThan4~1_combout ))) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector24~2_combout ),
	.datac(!\cpu|Selector1~0_combout ),
	.datad(!\cpu|LessThan4~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan4~2 .extended_lut = "off";
defparam \cpu|LessThan4~2 .lut_mask = 64'hF8FEF8FE80E080E0;
defparam \cpu|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y15_N0
cyclonev_lcell_comb \cpu|LessThan2~0 (
// Equation(s):
// \cpu|LessThan2~0_combout  = ( \cpu|Selector29~2_combout  & ( \cpu|Selector27~1_combout  & ( (!\cpu|Selector5~4_combout ) # ((!\cpu|Selector6~0_combout  & ((!\cpu|Selector7~1_combout ) # (\cpu|Selector28~2_combout ))) # (\cpu|Selector6~0_combout  & 
// (!\cpu|Selector7~1_combout  & \cpu|Selector28~2_combout ))) ) ) ) # ( !\cpu|Selector29~2_combout  & ( \cpu|Selector27~1_combout  & ( (!\cpu|Selector5~4_combout ) # ((!\cpu|Selector6~0_combout  & \cpu|Selector28~2_combout )) ) ) ) # ( 
// \cpu|Selector29~2_combout  & ( !\cpu|Selector27~1_combout  & ( (!\cpu|Selector5~4_combout  & ((!\cpu|Selector6~0_combout  & ((!\cpu|Selector7~1_combout ) # (\cpu|Selector28~2_combout ))) # (\cpu|Selector6~0_combout  & (!\cpu|Selector7~1_combout  & 
// \cpu|Selector28~2_combout )))) ) ) ) # ( !\cpu|Selector29~2_combout  & ( !\cpu|Selector27~1_combout  & ( (!\cpu|Selector5~4_combout  & (!\cpu|Selector6~0_combout  & \cpu|Selector28~2_combout )) ) ) )

	.dataa(!\cpu|Selector5~4_combout ),
	.datab(!\cpu|Selector6~0_combout ),
	.datac(!\cpu|Selector7~1_combout ),
	.datad(!\cpu|Selector28~2_combout ),
	.datae(!\cpu|Selector29~2_combout ),
	.dataf(!\cpu|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan2~0 .extended_lut = "off";
defparam \cpu|LessThan2~0 .lut_mask = 64'h008880A8AAEEEAFE;
defparam \cpu|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \cpu|LessThan2~1 (
// Equation(s):
// \cpu|LessThan2~1_combout  = ( \cpu|Selector4~0_combout  & ( (!\cpu|Selector25~2_combout  & (\cpu|Selector26~2_combout  & (\cpu|LessThan2~0_combout  & !\cpu|Selector3~0_combout ))) # (\cpu|Selector25~2_combout  & ((!\cpu|Selector3~0_combout ) # 
// ((\cpu|Selector26~2_combout  & \cpu|LessThan2~0_combout )))) ) ) # ( !\cpu|Selector4~0_combout  & ( (!\cpu|Selector25~2_combout  & (!\cpu|Selector3~0_combout  & ((\cpu|LessThan2~0_combout ) # (\cpu|Selector26~2_combout )))) # (\cpu|Selector25~2_combout  & 
// (((!\cpu|Selector3~0_combout ) # (\cpu|LessThan2~0_combout )) # (\cpu|Selector26~2_combout ))) ) )

	.dataa(!\cpu|Selector26~2_combout ),
	.datab(!\cpu|Selector25~2_combout ),
	.datac(!\cpu|LessThan2~0_combout ),
	.datad(!\cpu|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan2~1 .extended_lut = "off";
defparam \cpu|LessThan2~1 .lut_mask = 64'h7F137F1337013701;
defparam \cpu|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N27
cyclonev_lcell_comb \cpu|LessThan2~2 (
// Equation(s):
// \cpu|LessThan2~2_combout  = ( \cpu|Selector23~2_combout  & ( ((!\cpu|Selector2~0_combout  & (\cpu|Selector24~2_combout  & \cpu|LessThan2~1_combout )) # (\cpu|Selector2~0_combout  & ((\cpu|LessThan2~1_combout ) # (\cpu|Selector24~2_combout )))) # 
// (\cpu|Selector1~0_combout ) ) ) # ( !\cpu|Selector23~2_combout  & ( (\cpu|Selector1~0_combout  & ((!\cpu|Selector2~0_combout  & (\cpu|Selector24~2_combout  & \cpu|LessThan2~1_combout )) # (\cpu|Selector2~0_combout  & ((\cpu|LessThan2~1_combout ) # 
// (\cpu|Selector24~2_combout ))))) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector24~2_combout ),
	.datac(!\cpu|Selector1~0_combout ),
	.datad(!\cpu|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|LessThan2~2 .extended_lut = "off";
defparam \cpu|LessThan2~2 .lut_mask = 64'h010701071F7F1F7F;
defparam \cpu|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \cpu|Mux72~0 (
// Equation(s):
// \cpu|Mux72~0_combout  = ( \cpu|LessThan2~2_combout  & ( \cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Selector22~2_combout  & ((!\cpu|Selector0~0_combout  & (!\cpu|LessThan4~2_combout )) # (\cpu|Selector0~0_combout  & ((\cpu|Pmem|WideOr1~2_combout ))))) # 
// (\cpu|Selector22~2_combout  & ((!\cpu|Selector0~0_combout  & ((!\cpu|Pmem|WideOr1~2_combout ))) # (\cpu|Selector0~0_combout  & (!\cpu|LessThan4~2_combout )))) ) ) ) # ( !\cpu|LessThan2~2_combout  & ( \cpu|Pmem|data[29]~2_combout  & ( 
// (!\cpu|Selector22~2_combout  & ((!\cpu|Selector0~0_combout  & (!\cpu|LessThan4~2_combout )) # (\cpu|Selector0~0_combout  & ((\cpu|Pmem|WideOr1~2_combout ))))) # (\cpu|Selector22~2_combout  & ((!\cpu|Selector0~0_combout  & ((!\cpu|Pmem|WideOr1~2_combout 
// ))) # (\cpu|Selector0~0_combout  & (!\cpu|LessThan4~2_combout )))) ) ) ) # ( \cpu|LessThan2~2_combout  & ( !\cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Selector22~2_combout  & ((!\cpu|Selector0~0_combout ) # (\cpu|Pmem|WideOr1~2_combout ))) # 
// (\cpu|Selector22~2_combout  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|Selector0~0_combout ))) ) ) ) # ( !\cpu|LessThan2~2_combout  & ( !\cpu|Pmem|data[29]~2_combout  & ( (!\cpu|Selector22~2_combout  & (\cpu|Selector0~0_combout  & 
// \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Selector22~2_combout  & (!\cpu|Selector0~0_combout  & !\cpu|Pmem|WideOr1~2_combout )) ) ) )

	.dataa(!\cpu|Selector22~2_combout ),
	.datab(!\cpu|Selector0~0_combout ),
	.datac(!\cpu|LessThan4~2_combout ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(!\cpu|LessThan2~2_combout ),
	.dataf(!\cpu|Pmem|data[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~0 .extended_lut = "off";
defparam \cpu|Mux72~0 .lut_mask = 64'h4422DDBBD4B2D4B2;
defparam \cpu|Mux72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N9
cyclonev_lcell_comb \cpu|Mux72~5 (
// Equation(s):
// \cpu|Mux72~5_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( !\cpu|Pmem|Decoder0~5_combout  ) ) # ( !\cpu|Pmem|WideOr1~0_combout  & ( (!\cpu|Pmem|data[29]~0_combout ) # ((!\cpu|Pmem|Decoder0~5_combout ) # (\cpu|IP[3]~DUPLICATE_q )) ) )

	.dataa(!\cpu|Pmem|data[29]~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~5_combout ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~5 .extended_lut = "off";
defparam \cpu|Mux72~5 .lut_mask = 64'hFAFFFAFFF0F0F0F0;
defparam \cpu|Mux72~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \cpu|Mux72~2 (
// Equation(s):
// \cpu|Mux72~2_combout  = ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Selector29~2_combout  & ( (\cpu|Selector7~1_combout  & (\cpu|Pmem|data[29]~2_combout  & (!\cpu|Selector26~2_combout  $ (\cpu|Selector4~0_combout )))) ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  
// & ( !\cpu|Selector29~2_combout  & ( (!\cpu|Selector7~1_combout  & (\cpu|Pmem|data[29]~2_combout  & (!\cpu|Selector26~2_combout  $ (\cpu|Selector4~0_combout )))) ) ) )

	.dataa(!\cpu|Selector26~2_combout ),
	.datab(!\cpu|Selector4~0_combout ),
	.datac(!\cpu|Selector7~1_combout ),
	.datad(!\cpu|Pmem|data[29]~2_combout ),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(!\cpu|Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~2 .extended_lut = "off";
defparam \cpu|Mux72~2 .lut_mask = 64'h0090000000090000;
defparam \cpu|Mux72~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \cpu|Mux72~1 (
// Equation(s):
// \cpu|Mux72~1_combout  = ( \cpu|Selector28~2_combout  & ( \cpu|Selector27~1_combout  & ( (\cpu|Selector6~0_combout  & (\cpu|Selector5~4_combout  & (!\cpu|Selector23~2_combout  $ (!\cpu|Selector1~0_combout )))) ) ) ) # ( !\cpu|Selector28~2_combout  & ( 
// \cpu|Selector27~1_combout  & ( (!\cpu|Selector6~0_combout  & (\cpu|Selector5~4_combout  & (!\cpu|Selector23~2_combout  $ (!\cpu|Selector1~0_combout )))) ) ) ) # ( \cpu|Selector28~2_combout  & ( !\cpu|Selector27~1_combout  & ( (\cpu|Selector6~0_combout  & 
// (!\cpu|Selector5~4_combout  & (!\cpu|Selector23~2_combout  $ (!\cpu|Selector1~0_combout )))) ) ) ) # ( !\cpu|Selector28~2_combout  & ( !\cpu|Selector27~1_combout  & ( (!\cpu|Selector6~0_combout  & (!\cpu|Selector5~4_combout  & (!\cpu|Selector23~2_combout  
// $ (!\cpu|Selector1~0_combout )))) ) ) )

	.dataa(!\cpu|Selector23~2_combout ),
	.datab(!\cpu|Selector6~0_combout ),
	.datac(!\cpu|Selector1~0_combout ),
	.datad(!\cpu|Selector5~4_combout ),
	.datae(!\cpu|Selector28~2_combout ),
	.dataf(!\cpu|Selector27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~1 .extended_lut = "off";
defparam \cpu|Mux72~1 .lut_mask = 64'h4800120000480012;
defparam \cpu|Mux72~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N39
cyclonev_lcell_comb \cpu|Mux72~3 (
// Equation(s):
// \cpu|Mux72~3_combout  = (!\cpu|Selector2~0_combout  & (\cpu|Selector24~2_combout  & (!\cpu|Selector0~0_combout  $ (\cpu|Selector22~2_combout )))) # (\cpu|Selector2~0_combout  & (!\cpu|Selector24~2_combout  & (!\cpu|Selector0~0_combout  $ 
// (\cpu|Selector22~2_combout ))))

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector24~2_combout ),
	.datac(!\cpu|Selector0~0_combout ),
	.datad(!\cpu|Selector22~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~3 .extended_lut = "off";
defparam \cpu|Mux72~3 .lut_mask = 64'h6006600660066006;
defparam \cpu|Mux72~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N48
cyclonev_lcell_comb \cpu|Mux72~4 (
// Equation(s):
// \cpu|Mux72~4_combout  = ( \cpu|Mux72~3_combout  & ( (\cpu|Mux72~2_combout  & (\cpu|Mux72~1_combout  & (!\cpu|Selector25~2_combout  $ (\cpu|Selector3~0_combout )))) ) )

	.dataa(!\cpu|Mux72~2_combout ),
	.datab(!\cpu|Selector25~2_combout ),
	.datac(!\cpu|Mux72~1_combout ),
	.datad(!\cpu|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux72~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux72~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux72~4 .extended_lut = "off";
defparam \cpu|Mux72~4 .lut_mask = 64'h0000000004010401;
defparam \cpu|Mux72~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N6
cyclonev_lcell_comb \cpu|IP~1 (
// Equation(s):
// \cpu|IP~1_combout  = ( !\cpu|Pmem|data[2]~5_combout  & ( (\cpu|Pmem|data[32]~9_combout  & (!\cpu|Pmem|data[13]~7_combout  & (\cpu|Pmem|WideOr0~0_combout  & ((\cpu|Mux72~5_combout ) # (\cpu|Mux72~4_combout ))))) ) ) # ( \cpu|Pmem|data[2]~5_combout  & ( 
// (\cpu|Pmem|data[32]~9_combout  & (!\cpu|Pmem|data[13]~7_combout  & (\cpu|Mux72~0_combout  & (\cpu|Pmem|WideOr0~0_combout )))) ) )

	.dataa(!\cpu|Pmem|data[32]~9_combout ),
	.datab(!\cpu|Pmem|data[13]~7_combout ),
	.datac(!\cpu|Mux72~0_combout ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(!\cpu|Pmem|data[2]~5_combout ),
	.dataf(!\cpu|Mux72~5_combout ),
	.datag(!\cpu|Mux72~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~1 .extended_lut = "on";
defparam \cpu|IP~1 .lut_mask = 64'h0004000400440004;
defparam \cpu|IP~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N22
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N30
cyclonev_lcell_comb \cpu|Pmem|Decoder0~6 (
// Equation(s):
// \cpu|Pmem|Decoder0~6_combout  = ( !\cpu|IP [5] & ( (!\cpu|IP [3] & (!\cpu|IP [7] & !\cpu|IP [6])) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(!\cpu|IP [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~6 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~6 .lut_mask = 64'hC000C00000000000;
defparam \cpu|Pmem|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N15
cyclonev_lcell_comb \cpu|Pmem|Decoder0~7 (
// Equation(s):
// \cpu|Pmem|Decoder0~7_combout  = ( \cpu|Pmem|Decoder0~6_combout  & ( (!\cpu|IP [2] & (!\cpu|IP [1] & (!\cpu|IP [0] & \cpu|IP [4]))) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~7 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~7 .lut_mask = 64'h0000000000800080;
defparam \cpu|Pmem|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N1
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~9_sumout ),
	.asdata(\cpu|Pmem|Decoder0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N3
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N4
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N6
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~17_sumout ),
	.asdata(\cpu|Pmem|data[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N9
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N10
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~25_sumout ),
	.asdata(\cpu|Pmem|Decoder0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N12
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~26  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N13
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N15
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~2  = CARRY(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(\cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N16
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N19
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP~1_combout ),
	.ena(\cpu|IP[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N27
cyclonev_lcell_comb \cpu|Pmem|WideOr2~1 (
// Equation(s):
// \cpu|Pmem|WideOr2~1_combout  = ( !\cpu|IP [5] & ( (!\cpu|IP [6] & !\cpu|IP [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~1 .lut_mask = 64'hF000F00000000000;
defparam \cpu|Pmem|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr2~2 (
// Equation(s):
// \cpu|Pmem|WideOr2~2_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( (\cpu|Pmem|WideOr2~1_combout  & !\cpu|IP [7]) ) )

	.dataa(!\cpu|Pmem|WideOr2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~2 .lut_mask = 64'h0000000055005500;
defparam \cpu|Pmem|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = (\cpu|Pmem|WideOr2~2_combout  & \cpu|Selector5~1_combout )

	.dataa(!\cpu|Pmem|WideOr2~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h0505050505050505;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \cpu|Selector9~0 (
// Equation(s):
// \cpu|Selector9~0_combout  = ( \cpu|Equal4~0_combout  & ( !\cpu|Selector1~0_combout  ) ) # ( !\cpu|Equal4~0_combout  & ( (\cpu|Selector0~0_combout  & !\cpu|Equal5~0_combout ) ) )

	.dataa(!\cpu|Selector0~0_combout ),
	.datab(!\cpu|Equal5~0_combout ),
	.datac(!\cpu|Selector1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector9~0 .extended_lut = "off";
defparam \cpu|Selector9~0 .lut_mask = 64'h44444444F0F0F0F0;
defparam \cpu|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N30
cyclonev_lcell_comb \cpu|Reg[30][7]~feeder (
// Equation(s):
// \cpu|Reg[30][7]~feeder_combout  = ( \cpu|Selector9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N31
dffeas \cpu|Reg[30][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y16_N4
dffeas \cpu|Reg[30][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|data[32]~9_combout ),
	.ena(\cpu|Reg[30][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \dnum|Add0~1 (
// Equation(s):
// \dnum|Add0~1_sumout  = SUM(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))
// \dnum|Add0~2  = CARRY(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~1_sumout ),
	.cout(\dnum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~1 .extended_lut = "off";
defparam \dnum|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \dnum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \dnum|Add0~5 (
// Equation(s):
// \dnum|Add0~5_sumout  = SUM(( !\cpu|Reg[30][1]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~2  ))
// \dnum|Add0~6  = CARRY(( !\cpu|Reg[30][1]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~5_sumout ),
	.cout(\dnum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~5 .extended_lut = "off";
defparam \dnum|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \dnum|Add0~9 (
// Equation(s):
// \dnum|Add0~9_sumout  = SUM(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~6  ))
// \dnum|Add0~10  = CARRY(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~9_sumout ),
	.cout(\dnum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~9 .extended_lut = "off";
defparam \dnum|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \dnum|Add0~13 (
// Equation(s):
// \dnum|Add0~13_sumout  = SUM(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~10  ))
// \dnum|Add0~14  = CARRY(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~10  ))

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~13_sumout ),
	.cout(\dnum|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~13 .extended_lut = "off";
defparam \dnum|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \dnum|Add0~29 (
// Equation(s):
// \dnum|Add0~29_sumout  = SUM(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~14  ))
// \dnum|Add0~30  = CARRY(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~14  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~29_sumout ),
	.cout(\dnum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~29 .extended_lut = "off";
defparam \dnum|Add0~29 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N45
cyclonev_lcell_comb \dnum|Add0~25 (
// Equation(s):
// \dnum|Add0~25_sumout  = SUM(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~30  ))
// \dnum|Add0~26  = CARRY(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~30  ))

	.dataa(!\cpu|Reg[30][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~25_sumout ),
	.cout(\dnum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~25 .extended_lut = "off";
defparam \dnum|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \dnum|Add0~21 (
// Equation(s):
// \dnum|Add0~21_sumout  = SUM(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~26  ))
// \dnum|Add0~22  = CARRY(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~26  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~21_sumout ),
	.cout(\dnum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~21 .extended_lut = "off";
defparam \dnum|Add0~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N51
cyclonev_lcell_comb \dnum|Add0~17 (
// Equation(s):
// \dnum|Add0~17_sumout  = SUM(( !\cpu|Reg[30][7]~q  ) + ( GND ) + ( \dnum|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~17 .extended_lut = "off";
defparam \dnum|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][4]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000004747;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F3C000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\cpu|Reg[30][6]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000AFA00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\cpu|Reg[30][7]~q  & \dnum|Add0~17_sumout ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\cpu|Reg[30][7]~q  & \dnum|Add0~17_sumout ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\dnum|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000033;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \dnum|Add0~21_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][6]~q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~21_sumout  & ( 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][6]~q )) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h0050005005550555;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  = ( \dnum|Add0~25_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][7]~q ) # (\cpu|Reg[30][5]~q ))) ) ) # ( !\dnum|Add0~25_sumout  & ( 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][5]~q  & !\cpu|Reg[30][7]~q )) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h0500050005550555;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N3
cyclonev_lcell_comb \dnum|ux[4]~3 (
// Equation(s):
// \dnum|ux[4]~3_combout  = (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout )))

	.dataa(!\cpu|Reg[30][4]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\dnum|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[4]~3 .extended_lut = "off";
defparam \dnum|ux[4]~3 .lut_mask = 64'h505F505F505F505F;
defparam \dnum|ux[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\dnum|ux[4]~3_combout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FA0A00000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000003F3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h33333333FFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|ux[4]~3_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h0F0F0F0F33333333;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N33
cyclonev_lcell_comb \dnum|ux[3]~2 (
// Equation(s):
// \dnum|ux[3]~2_combout  = ( \dnum|Add0~13_sumout  & ( (\cpu|Reg[30][3]~q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~13_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][3]~q ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[3]~2 .extended_lut = "off";
defparam \dnum|ux[3]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|ux[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\cpu|Reg[30][2]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000004747;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h0303030303030303;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\dnum|ux[3]~2_combout ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|ux[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N54
cyclonev_lcell_comb \dnum|ux[2]~1 (
// Equation(s):
// \dnum|ux[2]~1_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|Add0~9_sumout  ) ) # ( !\cpu|Reg[30][7]~q  & ( \cpu|Reg[30][2]~q  ) )

	.dataa(!\cpu|Reg[30][2]~q ),
	.datab(!\dnum|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[2]~1 .extended_lut = "off";
defparam \dnum|ux[2]~1 .lut_mask = 64'h5555555533333333;
defparam \dnum|ux[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datab(!\dnum|Add0~5_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000000000001D3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h0000000033333333;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( \dnum|ux[2]~1_combout  ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( \dnum|ux[2]~1_combout  ) ) )

	.dataa(!\dnum|ux[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00005555FFFF5555;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N33
cyclonev_lcell_comb \dnum|ux[1]~0 (
// Equation(s):
// \dnum|ux[1]~0_combout  = ( \cpu|Reg[30][1]~DUPLICATE_q  & ( (!\cpu|Reg[30][7]~q ) # (\dnum|Add0~5_sumout ) ) ) # ( !\cpu|Reg[30][1]~DUPLICATE_q  & ( (\cpu|Reg[30][7]~q  & \dnum|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[1]~0 .extended_lut = "off";
defparam \dnum|ux[1]~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \dnum|ux[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(!\dnum|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000C3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000E4A00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N0
cyclonev_lcell_comb \dnum|dd0|n~0 (
// Equation(s):
// \dnum|dd0|n~0_combout  = ( !\dnum|Add0~13_sumout  & ( (!\dnum|Add0~1_sumout  & (!\dnum|Add0~5_sumout  & !\dnum|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\dnum|Add0~1_sumout ),
	.datac(!\dnum|Add0~5_sumout ),
	.datad(!\dnum|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~0 .extended_lut = "off";
defparam \dnum|dd0|n~0 .lut_mask = 64'hC000C00000000000;
defparam \dnum|dd0|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N6
cyclonev_lcell_comb \dnum|dd0|n~1 (
// Equation(s):
// \dnum|dd0|n~1_combout  = ( !\dnum|Add0~17_sumout  & ( (\dnum|dd0|n~0_combout  & (!\dnum|Add0~29_sumout  & (!\dnum|Add0~21_sumout  & !\dnum|Add0~25_sumout ))) ) )

	.dataa(!\dnum|dd0|n~0_combout ),
	.datab(!\dnum|Add0~29_sumout ),
	.datac(!\dnum|Add0~21_sumout ),
	.datad(!\dnum|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~1 .extended_lut = "off";
defparam \dnum|dd0|n~1 .lut_mask = 64'h4000400000000000;
defparam \dnum|dd0|n~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ))))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|ux[1]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|ux[1]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|ux[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h0F220F220F770F77;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|Add0~1_sumout  ) ) ) # ( !\cpu|Reg[30][7]~q  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( \cpu|Reg[30][7]~q  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) ) ) # ( 
// !\cpu|Reg[30][7]~q  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) ) )

	.dataa(!\dnum|Add0~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(gnd),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h333333330F0F5555;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \dnum|dd0|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr6~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|n~1_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) # 
// (\dnum|dd0|n~1_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\cpu|Reg[30][7]~q ))) ) ) ) # ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q ) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & 
// ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr6~0 .lut_mask = 64'h50730033A5B70A3B;
defparam \dnum|dd0|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N18
cyclonev_lcell_comb \dnum|dd0|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr5~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )))) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & 
// ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr5~0 .lut_mask = 64'h0537557750730F3F;
defparam \dnum|dd0|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N42
cyclonev_lcell_comb \dnum|dd0|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr4~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd0|n~1_combout 
//  & \cpu|Reg[30][7]~q ) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|n~1_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) # (\dnum|dd0|n~1_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\cpu|Reg[30][7]~q ))) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr4~0 .lut_mask = 64'h0537A5B700330537;
defparam \dnum|dd0|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N6
cyclonev_lcell_comb \dnum|dd0|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr3~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & 
// ((\cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr3~0 .lut_mask = 64'h50730A3BAABB5577;
defparam \dnum|dd0|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N3
cyclonev_lcell_comb \dnum|dd0|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr2~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\cpu|Reg[30][7]~q  & \dnum|dd0|n~1_combout )) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # ((\cpu|Reg[30][7]~q  & 
// \dnum|dd0|n~1_combout ))) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\cpu|Reg[30][7]~q  & \dnum|dd0|n~1_combout ) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (((\cpu|Reg[30][7]~q  & 
// \dnum|dd0|n~1_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (\cpu|Reg[30][7]~q  & (\dnum|dd0|n~1_combout ))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr2~0 .lut_mask = 64'h03AB0303FFABABAB;
defparam \dnum|dd0|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N54
cyclonev_lcell_comb \dnum|dd0|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr1~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|n~1_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) # 
// (\dnum|dd0|n~1_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\cpu|Reg[30][7]~q ))) ) ) ) # ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # ((\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|n~1_combout  & ((\cpu|Reg[30][7]~q )))) ) ) 
// ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q ) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr1~0 .lut_mask = 64'h0033A0B3A5B7F0F3;
defparam \dnum|dd0|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N51
cyclonev_lcell_comb \dnum|dd0|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr0~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # ((\cpu|Reg[30][7]~q  & \dnum|dd0|n~1_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (((\cpu|Reg[30][7]~q  & \dnum|dd0|n~1_combout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\cpu|Reg[30][7]~q  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ (((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))))) # (\cpu|Reg[30][7]~q  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|n~1_combout ))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr0~0 .lut_mask = 64'h57ABFFFF57FFFF57;
defparam \dnum|dd0|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~29_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\dnum|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00000C3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\cpu|Reg[30][7]~q  & \dnum|Add0~17_sumout ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (\cpu|Reg[30][7]~q  & \dnum|Add0~17_sumout ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\dnum|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00000505;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \dnum|Add0~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q ))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h00000000FF00FF00;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \cpu|Reg[30][5]~q  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\cpu|Reg[30][7]~q ) # (\dnum|Add0~25_sumout ))) ) ) # ( !\cpu|Reg[30][5]~q  & ( 
// (\cpu|Reg[30][7]~q  & (\dnum|Add0~25_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h0003000300CF00CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(!\dnum|Add0~13_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|ux[4]~3_combout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|ux[4]~3_combout ))) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00005353;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h0000F0F00000F0F0;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \dnum|Add0~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][6]~q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~21_sumout  & ( 
// (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h000A000A005F005F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][5]~q ))) # 
// (\cpu|Reg[30][7]~q  & (\dnum|Add0~25_sumout ))) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][5]~q ))) # (\cpu|Reg[30][7]~q 
//  & (\dnum|Add0~25_sumout )))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(!\cpu|Reg[30][5]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|ux[4]~3_combout  ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000F5A00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ))) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y13_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h0000000055555555;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  & 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y15_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\dnum|ux[3]~2_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|ux[3]~2_combout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000EE4400000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout )))) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0505050505050505;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\dnum|ux[2]~1_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|ux[2]~1_combout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\cpu|Reg[30][0]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\dnum|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000505F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y16_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N48
cyclonev_lcell_comb \dnum|dd1|n~0 (
// Equation(s):
// \dnum|dd1|n~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|n~0 .extended_lut = "off";
defparam \dnum|dd1|n~0 .lut_mask = 64'h0000000000010001;
defparam \dnum|dd1|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  = (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h3030303030303030;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h3F0C3F0C3F0C3F0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000044EE;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h00000000000010BA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y14_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000B8880000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h33333333F0F0F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ))) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h2727272722772277;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout )))) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h1B5F1B5F0A4E0A4E;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N9
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~0 .lut_mask = 64'h5A055A05000A000A;
defparam \dnum|dd1|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N15
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~1_combout  = ( \dnum|dd1|converter|WideOr6~0_combout  ) # ( !\dnum|dd1|converter|WideOr6~0_combout  & ( \dnum|dd1|n~0_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|n~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \dnum|dd1|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N21
cyclonev_lcell_comb \dnum|dd1|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr5~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr5~0 .lut_mask = 64'h1414141447474747;
defparam \dnum|dd1|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N0
cyclonev_lcell_comb \dnum|dd1|converter|WideOr5~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr5~1_combout  = (\dnum|dd1|converter|WideOr5~0_combout ) # (\dnum|dd1|n~0_combout )

	.dataa(gnd),
	.datab(!\dnum|dd1|n~0_combout ),
	.datac(gnd),
	.datad(!\dnum|dd1|converter|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr5~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr5~1 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \dnum|dd1|converter|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N27
cyclonev_lcell_comb \dnum|dd1|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr4~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr4~0 .lut_mask = 64'h500050000F050F05;
defparam \dnum|dd1|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \dnum|dd1|converter|WideOr4~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr4~1_combout  = ( \dnum|dd1|converter|WideOr4~0_combout  ) # ( !\dnum|dd1|converter|WideOr4~0_combout  & ( \dnum|dd1|n~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr4~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr4~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd1|converter|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N30
cyclonev_lcell_comb \dnum|dd1|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr3~0_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr3~0 .lut_mask = 64'h42A542A542A542A5;
defparam \dnum|dd1|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N33
cyclonev_lcell_comb \dnum|dd1|converter|WideOr3~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr3~1_combout  = ( \dnum|dd1|converter|WideOr3~0_combout  ) # ( !\dnum|dd1|converter|WideOr3~0_combout  & ( \dnum|dd1|n~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr3~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr3~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd1|converter|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N6
cyclonev_lcell_comb \dnum|dd1|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr2~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr2~0 .lut_mask = 64'h7722772233003300;
defparam \dnum|dd1|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N39
cyclonev_lcell_comb \dnum|dd1|converter|WideOr2~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr2~1_combout  = ( \dnum|dd1|converter|WideOr2~0_combout  ) # ( !\dnum|dd1|converter|WideOr2~0_combout  & ( \dnum|dd1|n~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|n~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr2~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr2~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd1|converter|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N18
cyclonev_lcell_comb \dnum|dd1|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr1~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr1~0 .lut_mask = 64'h30033003F300F300;
defparam \dnum|dd1|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N12
cyclonev_lcell_comb \dnum|dd1|converter|WideOr1~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr1~1_combout  = ( \dnum|dd1|converter|WideOr1~0_combout  ) # ( !\dnum|dd1|converter|WideOr1~0_combout  & ( \dnum|dd1|n~0_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|n~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr1~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr1~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \dnum|dd1|converter|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N36
cyclonev_lcell_comb \dnum|dd1|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr0~0_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr0~0 .lut_mask = 64'h9084908490849084;
defparam \dnum|dd1|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \dnum|dd1|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd1|converter|segs[6]~0_combout  = ( \dnum|dd1|converter|WideOr0~0_combout  & ( (!\dnum|dd1|n~0_combout ) # ((!\cpu|Reg[30][7]~q ) # (\dnum|dd0|n~1_combout )) ) ) # ( !\dnum|dd1|converter|WideOr0~0_combout  & ( (\dnum|dd1|n~0_combout  & 
// ((!\cpu|Reg[30][7]~q ) # (\dnum|dd0|n~1_combout ))) ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd1|converter|segs[6]~0 .lut_mask = 64'h45454545EFEFEFEF;
defparam \dnum|dd1|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  = CARRY(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout  = (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = 64'h4444444444444444;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N21
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00000C0C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N27
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h00000000000000CC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h7474747474747474;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h33F033F033F033F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N45
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N51
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  
// ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N27
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h0000000055555555;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h555555550F0F0F0F;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y16_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .lut_mask = 64'h3F0C3F0C3F0C3F0C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FFFF000044EE;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N45
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N51
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout )))) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000002777;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \dnum|dd2|Equal2~0 (
// Equation(s):
// \dnum|dd2|Equal2~0_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Equal2~0 .extended_lut = "off";
defparam \dnum|dd2|Equal2~0 .lut_mask = 64'h0000000000000F0F;
defparam \dnum|dd2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~1_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd2|Equal2~0_combout  & ( (!\dnum|dd1|n~0_combout ) # ((\cpu|Reg[30][7]~q  & !\dnum|dd0|n~1_combout )) ) ) ) # ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\dnum|dd2|Equal2~0_combout  & ( (!\dnum|dd1|n~0_combout ) # ((\cpu|Reg[30][7]~q  & !\dnum|dd0|n~1_combout )) ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\dnum|dd2|Equal2~0_combout  & ( (!\dnum|dd1|n~0_combout ) # ((\cpu|Reg[30][7]~q  & !\dnum|dd0|n~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd1|n~0_combout ),
	.datad(!\dnum|dd0|n~1_combout ),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\dnum|dd2|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~1 .lut_mask = 64'hF3F0F3F0F3F00000;
defparam \dnum|dd2|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N57
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  = (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h4444444444444444;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000F30300000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00000A0A;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N15
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000000000000A0A;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h7777777744444444;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N51
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) ) ) # ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h55555555FFFF0000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000EE220000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N45
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  
// ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N48
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N27
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout )))) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h1B5F1B5F0A4E0A4E;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N57
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) ) # ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h2727272722772277;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N24
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h50505050FAFAFAFA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N9
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~0 .lut_mask = 64'h2020202086868686;
defparam \dnum|dd2|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N6
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~2 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~2_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  ) # ( !\dnum|dd2|converter|WideOr6~0_combout  & ( !\dnum|dd2|converter|WideOr6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~2 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \dnum|dd2|converter|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N12
cyclonev_lcell_comb \dnum|dd2|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr5~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr5~0 .lut_mask = 64'h03330333300F300F;
defparam \dnum|dd2|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N15
cyclonev_lcell_comb \dnum|dd2|converter|WideOr5~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr5~1_combout  = ( \dnum|dd2|converter|WideOr5~0_combout  ) # ( !\dnum|dd2|converter|WideOr5~0_combout  & ( !\dnum|dd2|converter|WideOr6~1_combout  ) )

	.dataa(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr5~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr5~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \dnum|dd2|converter|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N51
cyclonev_lcell_comb \dnum|dd2|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr4~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \dnum|dd2|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N48
cyclonev_lcell_comb \dnum|dd2|converter|WideOr4~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr4~1_combout  = ( \dnum|dd2|converter|WideOr4~0_combout  ) # ( !\dnum|dd2|converter|WideOr4~0_combout  & ( !\dnum|dd2|converter|WideOr6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr4~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr4~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \dnum|dd2|converter|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N54
cyclonev_lcell_comb \dnum|dd2|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr3~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr3~0 .lut_mask = 64'h300C300CC3C3C3C3;
defparam \dnum|dd2|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N57
cyclonev_lcell_comb \dnum|dd2|converter|WideOr3~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr3~1_combout  = (!\dnum|dd2|converter|WideOr6~1_combout ) # (\dnum|dd2|converter|WideOr3~0_combout )

	.dataa(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd2|converter|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr3~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr3~1 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \dnum|dd2|converter|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N33
cyclonev_lcell_comb \dnum|dd2|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr2~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr2~0 .lut_mask = 64'h0A0A0000FFFFA0A0;
defparam \dnum|dd2|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N36
cyclonev_lcell_comb \dnum|dd2|converter|WideOr2~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr2~1_combout  = ( \dnum|dd2|converter|WideOr2~0_combout  ) # ( !\dnum|dd2|converter|WideOr2~0_combout  & ( !\dnum|dd2|converter|WideOr6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr2~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr2~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \dnum|dd2|converter|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N42
cyclonev_lcell_comb \dnum|dd2|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr1~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr1~0 .lut_mask = 64'h0C000C00CF30CF30;
defparam \dnum|dd2|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N45
cyclonev_lcell_comb \dnum|dd2|converter|WideOr1~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr1~1_combout  = ( \dnum|dd2|converter|WideOr1~0_combout  ) # ( !\dnum|dd2|converter|WideOr1~0_combout  & ( !\dnum|dd2|converter|WideOr6~1_combout  ) )

	.dataa(!\dnum|dd2|converter|WideOr6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr1~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr1~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \dnum|dd2|converter|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N18
cyclonev_lcell_comb \dnum|dd2|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr0~0_combout  = ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) ) # ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr0~0 .lut_mask = 64'hC0C03030C3C30000;
defparam \dnum|dd2|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \dnum|dd2|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd2|converter|segs[6]~0_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|dd1|n~0_combout  & ( (((\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & \dnum|dd2|Equal2~0_combout )) # (\dnum|dd0|n~1_combout )) # 
// (\dnum|dd2|converter|WideOr0~0_combout ) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( \dnum|dd1|n~0_combout  ) ) # ( \cpu|Reg[30][7]~q  & ( !\dnum|dd1|n~0_combout  & ( (\dnum|dd2|converter|WideOr0~0_combout  & 
// ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout ))) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( !\dnum|dd1|n~0_combout  & ( ((\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & \dnum|dd2|Equal2~0_combout 
// )) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Equal2~0_combout ),
	.datac(!\dnum|dd2|converter|WideOr0~0_combout ),
	.datad(!\dnum|dd0|n~1_combout ),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\dnum|dd1|n~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd2|converter|segs[6]~0 .lut_mask = 64'h1F1F0E0EFFFF1FFF;
defparam \dnum|dd2|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N21
cyclonev_lcell_comb \dnum|dd2|eno~0 (
// Equation(s):
// \dnum|dd2|eno~0_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd2|Equal2~0_combout  & ( (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|n~0_combout ) # (!\dnum|dd0|n~1_combout ))) ) ) ) # ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\dnum|dd2|Equal2~0_combout  & ( (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|n~0_combout ) # (!\dnum|dd0|n~1_combout ))) ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\dnum|dd2|Equal2~0_combout  & ( (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|n~0_combout ) # (!\dnum|dd0|n~1_combout ))) ) ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\dnum|dd0|n~1_combout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\dnum|dd2|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|eno~0 .extended_lut = "off";
defparam \dnum|dd2|eno~0 .lut_mask = 64'h0E0E0E0E0E0E0000;
defparam \dnum|dd2|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N23
dffeas \cpu|IP_OUT[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[3] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N41
dffeas \cpu|IP_OUT[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[1] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N47
dffeas \cpu|IP_OUT[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[2] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N35
dffeas \cpu|IP_OUT[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[0] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [1] & !\cpu|IP_OUT [2])) # (\cpu|IP_OUT [3] & (!\cpu|IP_OUT [1] $ (!\cpu|IP_OUT [2]))) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [1] & \cpu|IP_OUT 
// [2])) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [1]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [2]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h0088008899449944;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N27
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [1] & \cpu|IP_OUT [2])) # (\cpu|IP_OUT [3] & (\cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [0] & ( (\cpu|IP_OUT [2] & ((\cpu|IP_OUT [1]) # (\cpu|IP_OUT [3]))) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [1]),
	.datac(!\cpu|IP_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP_OUT [0] & ( (\cpu|IP_OUT [3] & (\cpu|IP_OUT [1] & \cpu|IP_OUT [2])) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (\cpu|IP_OUT [1] & !\cpu|IP_OUT [2])) # (\cpu|IP_OUT [3] & ((\cpu|IP_OUT [2]))) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [1]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [2]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h2255225500110011;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP_OUT [3] & ( \cpu|IP_OUT [0] & ( !\cpu|IP_OUT [2] $ (\cpu|IP_OUT [1]) ) ) ) # ( !\cpu|IP_OUT [3] & ( \cpu|IP_OUT [0] & ( !\cpu|IP_OUT [2] $ (\cpu|IP_OUT [1]) ) ) ) # ( \cpu|IP_OUT [3] & ( !\cpu|IP_OUT [0] & ( 
// (!\cpu|IP_OUT [2] & \cpu|IP_OUT [1]) ) ) ) # ( !\cpu|IP_OUT [3] & ( !\cpu|IP_OUT [0] & ( (\cpu|IP_OUT [2] & !\cpu|IP_OUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [1]),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [3]),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h30300C0CC3C3C3C3;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N3
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3]) # ((!\cpu|IP_OUT [1] & !\cpu|IP_OUT [2])) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [1] & \cpu|IP_OUT [2])) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [1]),
	.datac(!\cpu|IP_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h08080808EAEAEAEA;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( \cpu|IP_OUT [1] & ( (!\cpu|IP_OUT [3] & ((!\cpu|IP_OUT [2]) # (\cpu|IP_OUT [0]))) ) ) # ( !\cpu|IP_OUT [1] & ( (\cpu|IP_OUT [0] & (!\cpu|IP_OUT [2] $ (\cpu|IP_OUT [3]))) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h41414141D0D0D0D0;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N21
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP_OUT [1] & ( (!\cpu|IP_OUT [0]) # ((!\cpu|IP_OUT [2]) # (\cpu|IP_OUT [3])) ) ) # ( !\cpu|IP_OUT [1] & ( (!\cpu|IP_OUT [2] & ((\cpu|IP_OUT [3]))) # (\cpu|IP_OUT [2] & ((!\cpu|IP_OUT [3]) # (\cpu|IP_OUT [0]))) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [2]),
	.datad(!\cpu|IP_OUT [3]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h0FF50FF5FAFFFAFF;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y16_N50
dffeas \cpu|IP_OUT[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[5] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y16_N26
dffeas \cpu|IP_OUT[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[7] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y16_N44
dffeas \cpu|IP_OUT[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[4] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y16_N53
dffeas \cpu|IP_OUT[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[6] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N45
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [5] & (!\cpu|IP_OUT [7] $ (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [6] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [5] $ (\cpu|IP_OUT [7]))) ) )

	.dataa(!\cpu|IP_OUT [5]),
	.datab(!\cpu|IP_OUT [7]),
	.datac(!\cpu|IP_OUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h0909090982828282;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N54
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = ( \cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [4] & ((\cpu|IP_OUT [7]) # (\cpu|IP_OUT [5]))) # (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [5] $ (\cpu|IP_OUT [7]))) ) ) # ( !\cpu|IP_OUT [6] & ( (\cpu|IP_OUT [4] & (\cpu|IP_OUT [5] & \cpu|IP_OUT 
// [7])) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [4]),
	.datac(!\cpu|IP_OUT [5]),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h000300033CCF3CCF;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N57
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP_OUT [6] & ( (\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [4]) # (\cpu|IP_OUT [5]))) ) ) # ( !\cpu|IP_OUT [6] & ( (\cpu|IP_OUT [5] & (!\cpu|IP_OUT [4] & !\cpu|IP_OUT [7])) ) )

	.dataa(!\cpu|IP_OUT [5]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(!\cpu|IP_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h404040400D0D0D0D;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N42
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [5] & (!\cpu|IP_OUT [7] & !\cpu|IP_OUT [4])) # (\cpu|IP_OUT [5] & ((\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [5] & ((\cpu|IP_OUT [4]))) # (\cpu|IP_OUT [5] & 
// (\cpu|IP_OUT [7] & !\cpu|IP_OUT [4])) ) )

	.dataa(!\cpu|IP_OUT [5]),
	.datab(!\cpu|IP_OUT [7]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [4]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h11AA11AA88558855;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N48
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = ( \cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [5]) # (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [6] & ( (\cpu|IP_OUT [4] & ((!\cpu|IP_OUT [7]) # (!\cpu|IP_OUT [5]))) ) )

	.dataa(!\cpu|IP_OUT [7]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [5]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h33223322AA22AA22;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N51
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [6]) # (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [7] $ (\cpu|IP_OUT [6]))) ) )

	.dataa(!\cpu|IP_OUT [7]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [6]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h22112211AA22AA22;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y16_N24
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = ( \cpu|IP_OUT [6] & ( (!\cpu|IP_OUT [4] & ((!\cpu|IP_OUT [7]) # (\cpu|IP_OUT [5]))) # (\cpu|IP_OUT [4] & ((!\cpu|IP_OUT [5]) # (\cpu|IP_OUT [7]))) ) ) # ( !\cpu|IP_OUT [6] & ( (\cpu|IP_OUT [7]) # (\cpu|IP_OUT [5]) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [4]),
	.datac(!\cpu|IP_OUT [5]),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h0FFF0FFFFC3FFC3F;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
