abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 3192788738
[1809] is replaced by [3103] with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit result/cla32_1_0_928_38.5.blif
time = 2552847 us
--------------- round 2 ---------------
seed = 271097389
[2874] is replaced by [1746] with estimated error 1e-05
error = 1e-05
area = 918
delay = 38.5
#gates = 405
output circuit result/cla32_2_1e-05_918_38.5.blif
time = 4725510 us
--------------- round 3 ---------------
seed = 1497719340
[2863] is replaced by n267 with estimated error 2e-05
error = 2e-05
area = 915
delay = 38.5
#gates = 404
output circuit result/cla32_3_2e-05_915_38.5.blif
time = 6875433 us
--------------- round 4 ---------------
seed = 1305888715
[2636] is replaced by one with estimated error 4e-05
error = 4e-05
area = 908
delay = 38.5
#gates = 401
output circuit result/cla32_4_4e-05_908_38.5.blif
time = 8982419 us
--------------- round 5 ---------------
seed = 3109976948
[141861] is replaced by n107 with estimated error 7e-05
error = 7e-05
area = 903
delay = 36.1
#gates = 399
output circuit result/cla32_5_7e-05_903_36.1.blif
time = 11072027 us
--------------- round 6 ---------------
seed = 581487481
[2750] is replaced by [1683] with estimated error 2e-05
error = 2e-05
area = 899
delay = 36.1
#gates = 398
output circuit result/cla32_6_2e-05_899_36.1.blif
time = 13115436 us
--------------- round 7 ---------------
seed = 4132301601
[2759] is replaced by [1676] with estimated error 5e-05
error = 5e-05
area = 895
delay = 36.1
#gates = 396
output circuit result/cla32_7_5e-05_895_36.1.blif
time = 15144375 us
--------------- round 8 ---------------
seed = 25060634
[1651] is replaced by [1650] with estimated error 4e-05
error = 4e-05
area = 892
delay = 36.1
#gates = 394
output circuit result/cla32_8_4e-05_892_36.1.blif
time = 17164300 us
--------------- round 9 ---------------
seed = 699925724
[2641] is replaced by [2576] with estimated error 9e-05
error = 9e-05
area = 887
delay = 36.1
#gates = 392
output circuit result/cla32_9_9e-05_887_36.1.blif
time = 19149936 us
--------------- round 10 ---------------
seed = 3761680576
[1105] is replaced by n273 with estimated error 7e-05
error = 7e-05
area = 882
delay = 36.1
#gates = 390
output circuit result/cla32_10_7e-05_882_36.1.blif
time = 21136955 us
--------------- round 11 ---------------
seed = 1355265404
[1552] is replaced by [2327] with estimated error 4e-05
error = 4e-05
area = 880
delay = 36.1
#gates = 389
output circuit result/cla32_11_4e-05_880_36.1.blif
time = 23088601 us
--------------- round 12 ---------------
seed = 3106949033
[1771] is replaced by [1781] with estimated error 9e-05
error = 9e-05
area = 879
delay = 36.1
#gates = 388
output circuit result/cla32_12_9e-05_879_36.1.blif
time = 25034231 us
--------------- round 13 ---------------
seed = 2180182047
[2818] is replaced by one with estimated error 3e-05
error = 3e-05
area = 878
delay = 36.1
#gates = 387
output circuit result/cla32_13_3e-05_878_36.1.blif
time = 27048206 us
--------------- round 14 ---------------
seed = 2380375786
[2609] is replaced by [2493] with estimated error 7e-05
error = 7e-05
area = 873
delay = 36.1
#gates = 385
output circuit result/cla32_14_7e-05_873_36.1.blif
time = 29019336 us
--------------- round 15 ---------------
seed = 80131089
[2616] is replaced by [2511] with estimated error 0.0001
error = 0.0001
area = 867
delay = 36.1
#gates = 383
output circuit result/cla32_15_0.0001_867_36.1.blif
time = 30972612 us
--------------- round 16 ---------------
seed = 2841814071
[1796] is replaced by [3098] with estimated error 0.00016
error = 0.00016
area = 861
delay = 31.6
#gates = 381
output circuit result/cla32_16_0.00016_861_31.6.blif
time = 32910024 us
--------------- round 17 ---------------
seed = 849782800
[1785] is replaced by [3098] with estimated error 0.00017
error = 0.00017
area = 860
delay = 30.7
#gates = 380
output circuit result/cla32_17_0.00017_860_30.7.blif
time = 34778306 us
--------------- round 18 ---------------
seed = 1316694126
n107 is replaced by [141876] with estimated error 0.00021
error = 0.00021
area = 855
delay = 30.1
#gates = 378
output circuit result/cla32_18_0.00021_855_30.1.blif
time = 36606692 us
--------------- round 19 ---------------
seed = 2441025522
n279 is replaced by [141889] with estimated error 0.00042
error = 0.00042
area = 852
delay = 30.1
#gates = 377
output circuit result/cla32_19_0.00042_852_30.1.blif
time = 38368909 us
--------------- round 20 ---------------
seed = 3380172783
[1750] is replaced by [3087] with estimated error 0.002
error = 0.002
area = 845
delay = 30.1
#gates = 374
output circuit result/cla32_20_0.002_845_30.1.blif
time = 40089833 us
--------------- round 21 ---------------
seed = 63214502
[1649] is replaced by [1642] with estimated error 0.00292
error = 0.00292
area = 841
delay = 30.1
#gates = 372
output circuit result/cla32_21_0.00292_841_30.1.blif
time = 41756181 us
--------------- round 22 ---------------
seed = 1307771812
[1607] is replaced by [1605] with estimated error 0.00458
error = 0.00458
area = 835
delay = 30.1
#gates = 369
output circuit result/cla32_22_0.00458_835_30.1.blif
time = 43399619 us
--------------- round 23 ---------------
seed = 2947026734
[2482] is replaced by one with estimated error 0.0065
error = 0.0065
area = 831
delay = 30.1
#gates = 367
output circuit result/cla32_23_0.0065_831_30.1.blif
time = 45006249 us
--------------- round 24 ---------------
seed = 2489624099
[2509] is replaced by one with estimated error 0.00652
error = 0.00652
area = 828
delay = 30.1
#gates = 366
output circuit result/cla32_24_0.00652_828_30.1.blif
time = 46598608 us
--------------- round 25 ---------------
seed = 3305043830
exceed error bound
