{
	"cts__timing__setup__tns__pre_repair": -220.188,
	"cts__timing__setup__ws__pre_repair": -67.5885,
	"cts__clock__skew__setup__pre_repair": 176.106,
	"cts__clock__skew__hold__pre_repair": 176.105,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0150481,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00904634,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 5,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 6166.33,
	"cts__design__core__area__pre_repair": 5529.1,
	"cts__design__instance__count__pre_repair": 19491,
	"cts__design__instance__area__pre_repair": 2362.86,
	"cts__design__instance__count__stdcell__pre_repair": 19491,
	"cts__design__instance__area__stdcell__pre_repair": 2362.86,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.427351,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.427351,
	"cts__timing__setup__tns__post_repair": -220.188,
	"cts__timing__setup__ws__post_repair": -67.5885,
	"cts__clock__skew__setup__post_repair": 176.106,
	"cts__clock__skew__hold__post_repair": 176.105,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0150481,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00904634,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 5,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 6166.33,
	"cts__design__core__area__post_repair": 5529.1,
	"cts__design__instance__count__post_repair": 19491,
	"cts__design__instance__area__post_repair": 2362.86,
	"cts__design__instance__count__stdcell__post_repair": 19491,
	"cts__design__instance__area__stdcell__post_repair": 2362.86,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.427351,
	"cts__design__instance__utilization__stdcell__post_repair": 0.427351,
	"cts__design__instance__displacement__total": 186.302,
	"cts__design__instance__displacement__mean": 0.009,
	"cts__design__instance__displacement__max": 1.566,
	"cts__route__wirelength__estimated": 65679.6,
	"cts__design__instance__count__setup_buffer": 5,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 3.192,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.486,
	"cts__route__wirelength__estimated": 65691.6,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -153.844,
	"cts__timing__setup__ws": -56.4813,
	"cts__clock__skew__setup": 177.245,
	"cts__clock__skew__hold": 177.244,
	"cts__timing__drv__max_slew_limit": 0.0127337,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0115582,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 4,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 264,
	"cts__design__die__area": 6166.33,
	"cts__design__core__area": 5529.1,
	"cts__design__instance__count": 19496,
	"cts__design__instance__area": 2363.27,
	"cts__design__instance__count__stdcell": 19496,
	"cts__design__instance__area__stdcell": 2363.27,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.427424,
	"cts__design__instance__utilization__stdcell": 0.427424
}