; this is DDR3-1333 1024Mb per device, x8 width
[dram_structure]
protocol = DDR3
bankgroups = 1  ; DDR3 doesn't have bankgroup but we want a unified format.. so just pretend DDR3 has 1 bankgroup
banks_per_group = 8
rows = 16384
columns = 1024
device_width = 8
BL=8

; timing units in tCK unless otherwise specified
[timing]
tCK = 1.5  ; nano seconds
AL = 0
CL = 10
CWL = 7
tRCD = 10
tRP = 10
tRAS = 24
; tRC = tRP + tRAS
tRFC = 74
tREFI = 5200  ; 7800 nano seconds
tRPRE = 1 
tWPRE = 1
tRRD_S = 4  ; for DDR3, there's no bankgroup, so just having a tXX_S would be sufficient, same applies for tWTR, tCCD
tWTR_S = 5 
tFAW = 20
tWR = 10
tCCD_S = 4
tRTP = 5
tXP = 4
tCKE = 4
tRTRS = 1
tCMD = 1

activation_window_depth = 4

[power]
VDD = 1.35  ;
IDD0 = 33  ;
IDD2P = 12  ;
IDD2N = 17  ;
IDD3P = 14  ;
IDD3N = 23  ;
IDD4W = 77  ;
IDD4R = 72  ;
IDD5AB = 155  ;
IDD6x = 12  ;


[system]
channel_size = 1024  ; there will be 1 rank in this setup
channels = 1
bus_width = 64  ; some bus will be 128b
address_mapping = chrobabgraco
queue_structure = PER_BANK
queue_size = 16
req_buffering_enabled = true


[other]
validation_output =  ddr3_verification.log
epoch_period = 10000 ;aggregate output per this many cycles, set 0 to mute output

