User-defined configuration file (./cfg_files/SRAM_cache.cfg) is loaded


numLevelsMemCell 4

cap input 65536 
cap after log 32768 
cap after rounding 32768


cap input beginning: 32768 bytes
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

[HW3] memristor flash model

[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 512Bits (64Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

valid inputs

inputParameter->numLevelsMemCell == [2, 4]: 4
inputParameter->isMLC == [true, false]: true
inputParameter->fileMemCell == "[SRAM, RRAM]": ./cell_defs/RRAM.cell
cell->memCellType == [memristor (5)]: 5

continuing


=============
CONFIGURATION
=============
Bank Organization: 1 x 2
 - Row Activation   : 1 / 1
 - Column Activation: 2 / 2
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 2
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 589.489um x 133.848um = 78901.897um^2
 |--- Mat Area      = 589.489um x 66.924um = 39450.948um^2   (0.643%)
 |--- Subarray Area = 290.667um x 33.462um = 9726.293um^2   (0.652%)
 - Area Efficiency = 0.643%
Timing:
 -  Read Latency = 1.939ns
 |--- H-Tree Latency = 6.138ps
 |--- Mat Latency    = 1.933ns
    |--- Predecoder Latency = 237.038ps
    |--- Subarray Latency   = 1.696ns
       |--- Row Decoder Latency = 148.739ps
       |--- Bitline Latency     = 8.951ps
       |--- Senseamp Latency    = 1.457ns
       |--- Mux Latency         = 9.921ps
       |--- Precharge Latency   = 700.265ps
 - Write Latency = 20.599ns
 |--- H-Tree Latency = 3.069ps
 |--- Mat Latency    = 20.596ns
    |--- Predecoder Latency = 237.038ps
    |--- Subarray Latency   = 20.359ns
       |--- Row Decoder Latency = 148.739ps
       |--- Charge Latency      = 69.314ps
 - Read Bandwidth  = 28.479GB/s
 - Write Bandwidth = 3.144GB/s
Power:
 -  Read Dynamic Energy = 86.877pJ
 |--- H-Tree Dynamic Energy = 6.571pJ
 |--- Mat Dynamic Energy    = 40.153pJ per mat
    |--- Predecoder Dynamic Energy = 0.139pJ
    |--- Subarray Dynamic Energy   = 10.003pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.017pJ
       |--- Mux Decoder Dynamic Energy = 0.243pJ
       |--- Bitline & Cell Read Energy = 0.030pJ
       |--- Senseamp Dynamic Energy    = 9.639pJ
       |--- Mux Dynamic Energy         = 0.026pJ
       |--- Precharge Dynamic Energy   = 0.049pJ
 - Write Dynamic Energy = 376.121pJ
 |--- H-Tree Dynamic Energy = 6.571pJ
 |--- Mat Dynamic Energy    = 184.775pJ per mat
    |--- Predecoder Dynamic Energy = 0.139pJ
    |--- Subarray Dynamic Energy   = 46.159pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.017pJ
       |--- Mux Decoder Dynamic Energy = 0.243pJ
       |--- Mux Dynamic Energy         = 0.026pJ
 - Leakage Power = 77.835uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 38.917uW per mat

Finished!
