
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000026                       # Number of seconds simulated (Second)
simTicks                                     25703000                       # Number of ticks simulated (Tick)
finalTick                                  1275087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.34                       # Real time elapsed on the host (Second)
hostTickRate                                 76247857                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17315828                       # Number of bytes of host memory used (Byte)
simInsts                                      2148859                       # Number of instructions simulated (Count)
simOps                                        3725566                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  6373032                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   11048994                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu.numCycles                            51406                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.943388                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.253589                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           36125                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      146                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          32316                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    209                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11567                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             19574                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  33                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               26621                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.213929                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.877330                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     16336     61.37%     61.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2411      9.06%     70.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1809      6.80%     77.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1775      6.67%     83.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      2033      7.64%     91.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1305      4.90%     96.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       505      1.90%     98.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       301      1.13%     99.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       146      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 26621                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1432     80.40%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    52      2.92%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.11%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    156      8.76%     92.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    97      5.45%     97.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                28      1.57%     99.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               14      0.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1116      3.45%      3.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         22045     68.22%     71.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           41      0.13%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           124      0.38%     72.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          182      0.56%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          124      0.38%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.08%     73.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          107      0.33%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           67      0.21%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           82      0.25%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           17      0.05%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          300      0.93%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4891     15.13%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2015      6.24%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          739      2.29%     98.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          436      1.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          32316                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.628643                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1781                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.055112                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    88946                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   45269                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           29187                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4297                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2585                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2066                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       30785                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2196                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       437                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             220                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24785                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           6125                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          448                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          123                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            8      0.21%      0.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           249      6.51%      6.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          258      6.75%     13.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           29      0.76%     14.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         2410     63.02%     77.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          281      7.35%     84.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     84.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          589     15.40%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           3824                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            7      0.39%      0.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           99      5.56%      5.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          129      7.24%     13.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            6      0.34%     13.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          860     48.29%     61.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          170      9.55%     71.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     71.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          510     28.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          1781                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           69     16.63%     17.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           16      3.86%     20.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          189     45.54%     66.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           69     16.63%     83.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70     16.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          415                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          149      7.31%      7.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          126      6.18%     13.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           23      1.13%     14.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         1550     76.05%     90.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          111      5.45%     96.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           78      3.83%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         2038                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.30%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           47     14.24%     14.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           16      4.85%     19.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          167     50.61%     70.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           37     11.21%     81.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.21% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           62     18.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          330                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         2307     60.33%     60.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         1237     32.35%     92.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          249      6.51%     99.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           31      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         3824                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          358     88.40%     88.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           42     10.37%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            5      1.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          405                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              2418                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         1105                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               415                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            179                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          369                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            46                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 3824                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  281                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1584                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.414226                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             241                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             618                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 31                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              587                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            8      0.21%      0.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          249      6.51%      6.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          258      6.75%     13.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           29      0.76%     14.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         2410     63.02%     77.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          281      7.35%     84.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     84.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          589     15.40%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         3824                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            2      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          249     11.12%     11.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          109      4.87%     16.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           29      1.29%     17.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         1159     51.74%     69.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          103      4.60%     73.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     73.71% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          589     26.29%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          2240                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           69     24.56%     24.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          143     50.89%     75.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           69     24.56%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          281                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           69     24.56%     24.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          143     50.89%     75.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           69     24.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          281                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          618                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           31                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          587                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           86                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          704                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  386                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    384                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                234                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    149                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 149                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           11424                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             112                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               450                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        24755                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.996728                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.021145                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           17506     70.72%     70.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2131      8.61%     79.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1013      4.09%     83.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1526      6.16%     89.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             611      2.47%     92.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             574      2.32%     94.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             180      0.73%     95.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             167      0.67%     95.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1047      4.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        24755                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          28                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   149                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          229      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        17184     69.64%     70.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.13%     70.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          108      0.44%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          175      0.71%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.45%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           24      0.10%     72.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           64      0.26%     72.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           60      0.24%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           73      0.30%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.03%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         3675     14.89%     89.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1542      6.25%     95.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          695      2.82%     98.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        24674                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1047                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                13036                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  24674                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          13036                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            24674                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.943388                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.253589                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               6301                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1919                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             23757                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             4370                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            1931                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          229      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        17184     69.64%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           33      0.13%     70.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          108      0.44%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          175      0.71%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          112      0.45%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           24      0.10%     72.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           64      0.26%     72.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           60      0.24%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           73      0.30%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.03%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         3675     14.89%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         1542      6.25%     95.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          695      2.82%     98.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        24674                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         2038                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         1787                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          250                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         1550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          487                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          149                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          149                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits_0::cpu.data           93                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_0::total              93                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_0::cpu.data           93                       # number of overall hits (Count)
system.cpu.dcache.overallHits_0::total             93                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_0::cpu.data            6                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_0::total             6                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_0::cpu.data            6                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_0::total            6                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_0::cpu.data        54500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_0::total        54500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::cpu.data        54500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::total        54500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_0::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_0::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_0::cpu.data     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_0::total     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_0::cpu.data     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_0::total     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_0::cpu.data  9083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_0::total  9083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::cpu.data  9083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::total  9083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_0::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_0::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_0::cpu.data            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_0::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::cpu.data            5                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::total            5                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_0::cpu.data        46000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_0::total        46000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::cpu.data        46000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::total        46000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_0::cpu.data     0.050505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_0::total     0.050505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::cpu.data     0.050505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::total     0.050505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_0::cpu.data         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_0::total         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::cpu.data         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::total         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_1::cpu.data           92                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_1::total              92                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_1::cpu.data           92                       # number of overall hits (Count)
system.cpu.dcache.overallHits_1::total             92                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_1::cpu.data            7                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_1::total             7                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_1::cpu.data            7                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_1::total            7                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_1::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_1::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::total        69000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_1::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_1::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_1::cpu.data     0.070707                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_1::total     0.070707                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_1::cpu.data     0.070707                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_1::total     0.070707                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_1::cpu.data  9857.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_1::total  9857.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::cpu.data  9857.142857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::total  9857.142857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_1::cpu.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_1::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::cpu.data            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::total            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_1::cpu.data        65500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_1::total        65500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::cpu.data        65500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::total        65500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_1::cpu.data     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_1::total     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::cpu.data     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::total     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_1::cpu.data  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_1::total  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::cpu.data  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::total  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_2::cpu.data           87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_2::total              87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_2::cpu.data           87                       # number of overall hits (Count)
system.cpu.dcache.overallHits_2::total             87                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_2::cpu.data           12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_2::total            12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_2::cpu.data           12                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_2::total           12                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_2::cpu.data       118500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_2::total       118500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::cpu.data       118500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::total       118500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_2::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_2::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_2::cpu.data     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_2::total     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_2::cpu.data     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_2::total     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_2::cpu.data         9875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_2::total         9875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::cpu.data         9875                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::total         9875                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_2::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_2::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_2::cpu.data           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_2::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::cpu.data           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::total           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_2::cpu.data       108500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_2::total       108500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::cpu.data       108500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::total       108500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_2::cpu.data     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_2::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::cpu.data     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_2::cpu.data  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_2::total  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::cpu.data  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::total  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_3::cpu.data           95                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_3::total              95                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_3::cpu.data           95                       # number of overall hits (Count)
system.cpu.dcache.overallHits_3::total             95                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_3::cpu.data            4                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_3::total             4                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_3::cpu.data            4                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_3::total            4                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_3::cpu.data        44000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_3::total        44000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::cpu.data        44000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::total        44000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_3::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_3::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_3::cpu.data     0.040404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_3::total     0.040404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_3::cpu.data     0.040404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_3::total     0.040404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_3::cpu.data        11000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_3::total        11000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::cpu.data        11000                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::total        11000                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_3::cpu.data            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_3::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::cpu.data            4                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::total            4                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_3::cpu.data        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_3::total        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::cpu.data        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::total        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_3::cpu.data     0.040404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_3::total     0.040404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::cpu.data     0.040404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::total     0.040404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_3::cpu.data        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_3::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::cpu.data        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_4::cpu.data           84                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_4::total              84                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_4::cpu.data           84                       # number of overall hits (Count)
system.cpu.dcache.overallHits_4::total             84                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_4::cpu.data           15                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_4::total            15                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_4::cpu.data           15                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_4::total           15                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_4::cpu.data       109500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_4::total       109500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::cpu.data       109500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::total       109500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_4::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_4::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_4::cpu.data     0.151515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_4::total     0.151515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_4::cpu.data     0.151515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_4::total     0.151515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_4::cpu.data         7300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_4::total         7300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::cpu.data         7300                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::total         7300                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_4::cpu.data            9                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_4::total            9                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::cpu.data            9                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::total            9                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_4::cpu.data            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_4::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::cpu.data            6                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::total            6                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_4::cpu.data        54000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_4::total        54000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::cpu.data        54000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::total        54000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_4::cpu.data     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_4::total     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::cpu.data     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::total     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_4::cpu.data         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_4::total         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::cpu.data         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::total         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_T::cpu.data         6741                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_T::total            6741                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_T::cpu.data         6741                       # number of overall hits (Count)
system.cpu.dcache.overallHits_T::total           6741                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_T::cpu.data          360                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_T::total           360                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_T::cpu.data          360                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_T::total          360                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_T::cpu.data     12842000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_T::total     12842000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::cpu.data     12842000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::total     12842000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_T::cpu.data         7101                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_T::total         7101                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::cpu.data         7101                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::total         7101                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_T::cpu.data     0.050697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_T::total     0.050697                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_T::cpu.data     0.050697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_T::total     0.050697                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_T::cpu.data 35672.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_T::total 35672.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::cpu.data 35672.222222                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::total 35672.222222                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.writebacks_T::writebacks            2                       # number of writebacks (Count)
system.cpu.dcache.writebacks_T::total               2                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits_T::cpu.data          171                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_T::total          171                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::cpu.data          171                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::total          171                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_T::cpu.data          189                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_T::total          189                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.data          189                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.dcache.prefetcher           50                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::total          239                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_T::cpu.data      6086500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_T::total      6086500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.data      6086500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.dcache.prefetcher      2333958                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::total      8420458                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_T::cpu.data     0.026616                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_T::total     0.026616                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.data     0.026616                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::total     0.033657                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_T::cpu.data 32203.703704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_T::total 32203.703704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.data 32203.703704                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 46679.160000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::total 35232.041841                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements_T                  239                       # number of replacements (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::cpu.dcache.prefetcher           50                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::total           50                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::cpu.dcache.prefetcher      2333958                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::total      2333958                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 46679.160000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::total 46679.160000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.hits::cpu.data           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.hits::total           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::cpu.data           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::total           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::cpu.data        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::total        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq_T.hits::cpu.data           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.hits::total           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::cpu.data           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::total           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.hits::cpu.data           93                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.hits::total            93                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.misses::cpu.data            6                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.misses::total            6                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.missLatency::cpu.data        54500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.missLatency::total        54500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.accesses::cpu.data           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.accesses::total           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.missRate::cpu.data     0.060606                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.missRate::total     0.060606                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMissLatency::cpu.data  9083.333333                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMissLatency::total  9083.333333                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.mshrHits::cpu.data            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrHits::total            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::cpu.data            5                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::total            5                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMissLatency::cpu.data        46000                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissLatency::total        46000                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissRate::cpu.data     0.050505                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.mshrMissRate::total     0.050505                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::cpu.data         9200                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::total         9200                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.hits::cpu.data           92                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.hits::total            92                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.misses::cpu.data            7                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.misses::total            7                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.missLatency::cpu.data        69000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.missLatency::total        69000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.accesses::cpu.data           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.accesses::total           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.missRate::cpu.data     0.070707                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.missRate::total     0.070707                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMissLatency::cpu.data  9857.142857                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMissLatency::total  9857.142857                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.mshrMisses::cpu.data            7                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMisses::total            7                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMissLatency::cpu.data        65500                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissLatency::total        65500                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissRate::cpu.data     0.070707                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.mshrMissRate::total     0.070707                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::cpu.data  9357.142857                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::total  9357.142857                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.hits::cpu.data           87                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.hits::total            87                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.misses::cpu.data           12                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.misses::total           12                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.missLatency::cpu.data       118500                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.missLatency::total       118500                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.accesses::cpu.data           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.accesses::total           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.missRate::cpu.data     0.121212                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.missRate::total     0.121212                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMissLatency::cpu.data         9875                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMissLatency::total         9875                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.mshrHits::cpu.data            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrHits::total            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::cpu.data           11                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::total           11                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMissLatency::cpu.data       108500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissLatency::total       108500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::cpu.data  9863.636364                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::total  9863.636364                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.hits::cpu.data           95                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.hits::total            95                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.misses::cpu.data            4                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.misses::total            4                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.missLatency::cpu.data        44000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.missLatency::total        44000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.accesses::cpu.data           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.accesses::total           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.missRate::cpu.data     0.040404                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.missRate::total     0.040404                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMissLatency::cpu.data        11000                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMissLatency::total        11000                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.mshrMisses::cpu.data            4                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMisses::total            4                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMissLatency::cpu.data        42000                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissLatency::total        42000                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissRate::cpu.data     0.040404                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.mshrMissRate::total     0.040404                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::cpu.data        10500                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::total        10500                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.hits::cpu.data           84                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.hits::total            84                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.misses::cpu.data           15                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.misses::total           15                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.missLatency::cpu.data       109500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.missLatency::total       109500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.accesses::cpu.data           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.accesses::total           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.missRate::cpu.data     0.151515                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.missRate::total     0.151515                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMissLatency::cpu.data         7300                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMissLatency::total         7300                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.mshrHits::cpu.data            9                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrHits::total            9                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::cpu.data            6                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::total            6                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMissLatency::cpu.data        54000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissLatency::total        54000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissRate::cpu.data     0.060606                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.mshrMissRate::total     0.060606                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::cpu.data         9000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::total         9000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.hits::cpu.data         4850                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.hits::total          4850                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.misses::cpu.data          333                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.misses::total          333                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.missLatency::cpu.data     12091500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.missLatency::total     12091500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.accesses::cpu.data         5183                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.accesses::total         5183                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.missRate::cpu.data     0.064249                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.missRate::total     0.064249                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMissLatency::cpu.data 36310.810811                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMissLatency::total 36310.810811                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.mshrHits::cpu.data          171                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrHits::total          171                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::cpu.data          162                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::total          162                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMissLatency::cpu.data      5349500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissLatency::total      5349500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissRate::cpu.data     0.031256                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.mshrMissRate::total     0.031256                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::cpu.data 33021.604938                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::total 33021.604938                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.hits::cpu.data         1891                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.hits::total         1891                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.misses::cpu.data           27                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.misses::total           27                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.missLatency::cpu.data       750500                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.missLatency::total       750500                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.accesses::cpu.data         1918                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.accesses::total         1918                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.missRate::cpu.data     0.014077                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.missRate::total     0.014077                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMissLatency::cpu.data 27796.296296                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMissLatency::total 27796.296296                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.mshrMisses::cpu.data           27                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMisses::total           27                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMissLatency::cpu.data       737000                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissLatency::total       737000                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissRate::cpu.data     0.014077                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.mshrMissRate::total     0.014077                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::cpu.data 27296.296296                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::total 27296.296296                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          189                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             148                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              32                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful               7                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.047297                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.035714                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           16                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           82                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                98                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          260                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           86                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 2695                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                239                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.276151                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   418.763141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    93.236859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.817897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.182103                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           90                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          422                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.175781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              57271                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             57271                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    10418                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 10004                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4520                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1189                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    490                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1305                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   139                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  38542                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   609                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts               31879                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             2467                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            5528                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           2403                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.620142                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          12665                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          9656                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2123                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1471                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         38770                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        22734                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              7931                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        14046                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           63                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               1517                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         14528                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1256                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1248                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2517                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   248                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              26621                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.583261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.974464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    19962     74.99%     74.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      251      0.94%     75.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      569      2.14%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      272      1.02%     79.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      572      2.15%     81.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      376      1.41%     82.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      381      1.43%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      415      1.56%     85.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     3823     14.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                26621                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 22376                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.435280                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               3824                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.074388                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        10033                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits_T::cpu.inst         2050                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits_T::total            2050                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits_T::cpu.inst         2050                       # number of overall hits (Count)
system.cpu.icache.overallHits_T::total           2050                       # number of overall hits (Count)
system.cpu.icache.demandMisses_T::cpu.inst          467                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses_T::total           467                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses_T::cpu.inst          467                       # number of overall misses (Count)
system.cpu.icache.overallMisses_T::total          467                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency_T::cpu.inst     29855500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency_T::total     29855500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::cpu.inst     29855500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::total     29855500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses_T::cpu.inst         2517                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses_T::total         2517                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::cpu.inst         2517                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::total         2517                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate_T::cpu.inst     0.185538                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate_T::total     0.185538                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate_T::cpu.inst     0.185538                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate_T::total     0.185538                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency_T::cpu.inst 63930.406852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency_T::total 63930.406852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::cpu.inst 63930.406852                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::total 63930.406852                       # average overall miss latency ((Tick/Count))
system.cpu.icache.writebacks_T::writebacks          382                       # number of writebacks (Count)
system.cpu.icache.writebacks_T::total             382                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits_T::cpu.inst           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits_T::total           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::cpu.inst           84                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::total           84                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses_T::cpu.inst          383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses_T::total          383                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::cpu.inst          383                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::total          383                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency_T::cpu.inst     24027500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency_T::total     24027500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::cpu.inst     24027500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::total     24027500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate_T::cpu.inst     0.152165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate_T::total     0.152165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::cpu.inst     0.152165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::total     0.152165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency_T::cpu.inst 62734.986945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency_T::total 62734.986945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::cpu.inst 62734.986945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::total 62734.986945                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements_T                  382                       # number of replacements (Count)
system.cpu.icache.ReadReq_T.hits::cpu.inst         2050                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.hits::total          2050                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.misses::cpu.inst          467                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.misses::total          467                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.missLatency::cpu.inst     29855500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.missLatency::total     29855500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.accesses::cpu.inst         2517                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.accesses::total         2517                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.missRate::cpu.inst     0.185538                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.missRate::total     0.185538                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMissLatency::cpu.inst 63930.406852                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMissLatency::total 63930.406852                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.mshrHits::cpu.inst           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrHits::total           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrMisses::cpu.inst          383                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMisses::total          383                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMissLatency::cpu.inst     24027500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissLatency::total     24027500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissRate::cpu.inst     0.152165                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.mshrMissRate::total     0.152165                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMshrMissLatency::cpu.inst 62734.986945                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMshrMissLatency::total 62734.986945                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          383                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                16135                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                382                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              42.238220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          288                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              20518                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             20518                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       490                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4405                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      162                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  36271                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   19                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     6125                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2707                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    99                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        42                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       93                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             53                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          485                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  538                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    31534                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   31253                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     22235                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     37852                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.607964                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.587419                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits_0::cpu.data            5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_0::total              5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_0::cpu.data            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_0::total             5                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_0::cpu.data            5                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_0::total            5                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::cpu.data            5                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::total            5                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_1::cpu.data            7                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_1::total              7                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_1::cpu.data            7                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_1::total             7                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_1::cpu.data            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_1::total            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::cpu.data            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::total            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_2::cpu.data           11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_2::total             11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_2::cpu.data           11                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_2::total            11                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_2::cpu.data           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_2::total           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::cpu.data           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::total           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_3::cpu.data            4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_3::total              4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_3::cpu.data            4                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_3::total             4                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_3::cpu.data            4                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_3::total            4                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::cpu.data            4                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::total            4                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_4::cpu.data            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_4::total              6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_4::cpu.data            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_4::total             6                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_4::cpu.data            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_4::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::cpu.data            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_T::cpu.inst           96                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.data          103                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.dcache.prefetcher           12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::total            211                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_T::cpu.inst           96                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.data          103                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.dcache.prefetcher           12                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::total           211                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_T::cpu.inst          287                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.data           86                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.dcache.prefetcher           38                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::total          411                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.inst          287                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.data           86                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.dcache.prefetcher           38                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::total          411                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_T::cpu.inst     22794000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.data      4901500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.dcache.prefetcher      2199497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::total     29894997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.inst     22794000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.data      4901500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.dcache.prefetcher      2199497                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::total     29894997                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_T::cpu.inst          383                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.data          189                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.dcache.prefetcher           50                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::total          622                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.inst          383                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.data          189                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.dcache.prefetcher           50                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::total          622                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_T::cpu.inst     0.749347                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.data     0.455026                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.dcache.prefetcher     0.760000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::total     0.660772                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.inst     0.749347                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.data     0.455026                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.dcache.prefetcher     0.760000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::total     0.660772                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_T::cpu.inst 79421.602787                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.data 56994.186047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.dcache.prefetcher 57881.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::total 72737.218978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.inst 79421.602787                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.data 56994.186047                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.dcache.prefetcher 57881.500000                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::total 72737.218978                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrHits_T::cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits_T::total            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits_T::cpu.dcache.prefetcher            2                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits_T::total            2                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.inst          287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.data           86                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::total          409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.inst          287                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.data           86                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.dcache.prefetcher           36                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.l2cache.prefetcher           19                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::total          428                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.inst     21072000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.data      4385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.dcache.prefetcher      1822997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::total     27280497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.inst     21072000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.data      4385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.dcache.prefetcher      1822997                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.l2cache.prefetcher       883480                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::total     28163977                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_T::cpu.inst     0.749347                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.data     0.455026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.dcache.prefetcher     0.720000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::total     0.657556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.inst     0.749347                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.data     0.455026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.dcache.prefetcher     0.720000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::total     0.688103                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.inst 73421.602787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.data 50994.186047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 50638.805556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::total 66700.481663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.inst 73421.602787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.data 50994.186047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 50638.805556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 46498.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::total 65803.684579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements_T                 451                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::writebacks            8                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::total            8                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMisses::cpu.l2cache.prefetcher           19                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMisses::total           19                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::cpu.l2cache.prefetcher       883480                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::total       883480                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 46498.947368                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::total 46498.947368                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.hits::cpu.inst           96                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.hits::total           96                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::cpu.inst          287                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::total          287                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.missLatency::cpu.inst     22794000                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.missLatency::total     22794000                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.accesses::cpu.inst          383                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.accesses::total          383                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.missRate::cpu.inst     0.749347                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.missRate::total     0.749347                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::cpu.inst 79421.602787                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::total 79421.602787                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::cpu.inst          287                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::total          287                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::cpu.inst     21072000                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::total     21072000                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::cpu.inst     0.749347                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::total     0.749347                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::cpu.inst 73421.602787                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::total 73421.602787                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.hits::cpu.data           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.hits::total           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.misses::cpu.data           15                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.misses::total           15                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.missLatency::cpu.data       583000                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.missLatency::total       583000                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.accesses::cpu.data           27                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.accesses::total           27                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.missRate::cpu.data     0.555556                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.missRate::total     0.555556                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMissLatency::cpu.data 38866.666667                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMissLatency::total 38866.666667                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.mshrMisses::cpu.data           15                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMisses::total           15                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::cpu.data       493000                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::total       493000                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::cpu.data     0.555556                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::total     0.555556                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::cpu.data 32866.666667                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::total 32866.666667                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.hits::cpu.data            5                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.hits::total            5                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::cpu.data            5                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::total            5                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::cpu.data            7                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::total            7                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::cpu.data            7                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::total            7                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::cpu.data           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::total           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::cpu.data           11                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::total           11                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::cpu.data            4                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::total            4                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::cpu.data            4                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::total            4                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::cpu.data            6                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::total            6                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::cpu.data            6                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::total            6                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.data           91                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.dcache.prefetcher           12                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::total          103                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.data           71                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.dcache.prefetcher           38                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::total          109                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.data      4318500                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      2199497                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::total      6517997                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.data          162                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           50                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::total          212                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.data     0.438272                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.760000                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::total     0.514151                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.data 60823.943662                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 57881.500000                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::total 59798.137615                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.mshrHits::cpu.dcache.prefetcher            2                       # number of ReadSharedReq_T MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrHits::total            2                       # number of ReadSharedReq_T MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.data           71                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           36                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::total          107                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.data      3892500                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher      1822997                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::total      5715497                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.data     0.438272                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.720000                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::total     0.504717                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.data 54823.943662                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 50638.805556                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::total 53415.859813                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackClean_T.hits::writebacks          380                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.hits::total          380                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.accesses::writebacks          380                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean_T.accesses::total          380                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.hits::writebacks            2                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.hits::total            2                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::writebacks            2                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::total            2                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses          409                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued             27                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused             10                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache            6                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR            2                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate                8                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified           51                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand            5                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage           13                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse                4096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs                1534                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs               451                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              3.401330                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   392.074018                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst  1167.102308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1588.747031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   844.919521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   103.157122                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.095721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.284937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.387878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.206279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.025185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          903                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         3193                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          200                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          670                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1162                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         1801                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.220459                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.779541                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              5411                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             5411                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.loadToUse_0::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::mean            5.898990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::stdev           3.618250                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::0-9                   93     93.94%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::10-19                  1      1.01%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::20-29                  5      5.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::max_value             22                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::mean            6.919192                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::stdev           3.996623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::0-9                   92     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::20-29                  7      7.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::max_value             26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::mean            7.707071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::stdev           5.332328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::0-9                   87     87.88%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::10-19                  1      1.01%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::20-29                 11     11.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::max_value             29                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::mean            6.484848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::stdev           3.603750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::0-9                   95     95.96%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::20-29                  4      4.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::max_value             26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::mean            6.656566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::stdev           4.259830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::10-19                  7      7.07%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::20-29                  6      6.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::max_value             20                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.forwLoads_T                       320                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads_T                  1753                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses_T                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation_T                17                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores_T                  772                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads_T                  3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.loadToUse_T::samples             4370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::mean            9.356293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::stdev          25.637829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::0-9                 4129     94.49%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::10-19                 14      0.32%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::20-29                 89      2.04%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::40-49                  1      0.02%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::50-59                  1      0.02%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::60-69                  7      0.16%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::70-79                 57      1.30%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::80-89                 10      0.23%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::110-119                1      0.02%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::120-129                3      0.07%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::130-139                1      0.02%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::140-149                1      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::150-159               10      0.23%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::160-169                1      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::180-189               19      0.43%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::190-199                5      0.11%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::200-209               20      0.46%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::overflows              1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::max_value            800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::total               4370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    5530                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2404                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        57                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    2706                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       215                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    490                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    11042                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4983                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1114                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      5035                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3957                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  37639                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   153                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1257                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    926                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1424                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               60870                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      120545                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    47991                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2464                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 42100                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18735                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      67                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      5906                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            59455                       # The number of ROB reads (Count)
system.cpu.rob.writes                           74141                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    13036                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      24674                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp            594                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean          382                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          688                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::HardPFReq            33                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            27                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           27                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          383                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          212                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1147                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port          717                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total               1864                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        48896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        15424                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               64320                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         484                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples          1106                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.017179                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.129997                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0                1087     98.28%     98.28% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                  19      1.72%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total            1106                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy        1005997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        573000                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy        358500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests         1243                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          620                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           17                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits_T::cpu.inst                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.data                   55                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.dcache.prefetcher           23                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.l2cache.prefetcher           11                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::total                      91                       # number of demand (read+write) hits (Count)
system.l3.overallHits_T::cpu.inst                   2                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.data                  55                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.dcache.prefetcher           23                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.l2cache.prefetcher           11                       # number of overall hits (Count)
system.l3.overallHits_T::total                     91                       # number of overall hits (Count)
system.l3.demandMisses_T::cpu.inst                285                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.data                 31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.dcache.prefetcher           13                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.l2cache.prefetcher            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::total                   337                       # number of demand (read+write) misses (Count)
system.l3.overallMisses_T::cpu.inst               285                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.data                31                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.dcache.prefetcher           13                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.l2cache.prefetcher            8                       # number of overall misses (Count)
system.l3.overallMisses_T::total                  337                       # number of overall misses (Count)
system.l3.demandMissLatency_T::cpu.inst      19020000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.data       2593500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.dcache.prefetcher      1016003                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.l2cache.prefetcher       616000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::total         23245503                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.inst     19020000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.data      2593500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.dcache.prefetcher      1016003                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.l2cache.prefetcher       616000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::total        23245503                       # number of overall miss ticks (Tick)
system.l3.demandAccesses_T::cpu.inst              287                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.data               86                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.dcache.prefetcher           36                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.l2cache.prefetcher           19                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::total                 428                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.inst             287                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.data              86                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.dcache.prefetcher           36                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.l2cache.prefetcher           19                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::total                428                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate_T::cpu.inst         0.993031                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.data         0.360465                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.dcache.prefetcher     0.361111                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.l2cache.prefetcher     0.421053                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::total            0.787383                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate_T::cpu.inst        0.993031                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.data        0.360465                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.dcache.prefetcher     0.361111                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.l2cache.prefetcher     0.421053                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::total           0.787383                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency_T::cpu.inst 66736.842105                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.data 83661.290323                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.dcache.prefetcher 78154.076923                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.l2cache.prefetcher        77000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::total  68977.753709                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.inst 66736.842105                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.data 83661.290323                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.dcache.prefetcher 78154.076923                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.l2cache.prefetcher        77000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::total 68977.753709                       # average overall miss latency ((Tick/Count))
system.l3.demandMshrMisses_T::cpu.inst            285                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.data             31                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.l2cache.prefetcher            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::total               337                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.inst           285                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.data            31                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.dcache.prefetcher           13                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.l2cache.prefetcher            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::total              337                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency_T::cpu.inst     12962864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.data      1934928                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.dcache.prefetcher       740240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.l2cache.prefetcher       445357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::total     16083389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.inst     12962864                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.data      1934928                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.dcache.prefetcher       740240                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.l2cache.prefetcher       445357                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::total     16083389                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate_T::cpu.inst     0.993031                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.data     0.360465                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.dcache.prefetcher     0.361111                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.l2cache.prefetcher     0.421053                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::total        0.787383                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.inst     0.993031                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.data     0.360465                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.dcache.prefetcher     0.361111                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.l2cache.prefetcher     0.421053                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::total       0.787383                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency_T::cpu.inst 45483.733333                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.data 62417.032258                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 56941.538462                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.l2cache.prefetcher 55669.625000                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::total 47725.189911                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.inst 45483.733333                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.data 62417.032258                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 56941.538462                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 55669.625000                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::total 47725.189911                       # average overall mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.hits::cpu.data               14                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.hits::total                  14                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.misses::cpu.data              1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.misses::total                 1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.missLatency::cpu.data        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.missLatency::total        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.accesses::cpu.data           15                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.accesses::total              15                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.missRate::cpu.data     0.066667                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.missRate::total        0.066667                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMissLatency::cpu.data        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMissLatency::total        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.mshrMisses::cpu.data            1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMisses::total             1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMissLatency::cpu.data        65231                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissLatency::total        65231                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissRate::cpu.data     0.066667                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.mshrMissRate::total     0.066667                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMshrMissLatency::cpu.data        65231                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMshrMissLatency::total        65231                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.hits::cpu.inst            2                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.data           41                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.dcache.prefetcher           23                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.l2cache.prefetcher           11                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::total              77                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.misses::cpu.inst          285                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.data           30                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.dcache.prefetcher           13                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.l2cache.prefetcher            8                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::total           336                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.missLatency::cpu.inst     19020000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.data      2507000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      1016003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.l2cache.prefetcher       616000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::total     23159003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.accesses::cpu.inst          287                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.data           71                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           36                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.l2cache.prefetcher           19                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::total          413                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.missRate::cpu.inst     0.993031                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.data     0.422535                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.361111                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.l2cache.prefetcher     0.421053                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::total     0.813559                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMissLatency::cpu.inst 66736.842105                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.data 83566.666667                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 78154.076923                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.l2cache.prefetcher        77000                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::total 68925.604167                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.mshrMisses::cpu.inst          285                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.data           30                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           13                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.l2cache.prefetcher            8                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::total          336                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.inst     12962864                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.data      1869697                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher       740240                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.l2cache.prefetcher       445357                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::total     16018158                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.inst     0.993031                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.data     0.422535                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.361111                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.l2cache.prefetcher     0.421053                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::total     0.813559                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.inst 45483.733333                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.data 62323.233333                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 56941.538462                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 55669.625000                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::total 47673.089286                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 12573.299626                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                            0                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                          0                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                            nan                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst      2245.104454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      6110.159051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.dcache.prefetcher  3840.393661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.l2cache.prefetcher   377.642460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.017129                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.046617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.dcache.prefetcher     0.029300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.l2cache.prefetcher     0.002881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.095927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022           4230                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024           8514                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                  104                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                 2414                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                 1703                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  116                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  926                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4343                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 3129                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.032272                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.064957                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      14257                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     14257                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           152768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           392128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher       246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.l2cache.prefetcher        24512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              815616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       152768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          152768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              6127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher         3847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.l2cache.prefetcher          383                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                12744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst          5943586352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data         15256117963                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher   9578959655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.l2cache.prefetcher    953662997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total            31732326966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst      5943586352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total         5943586352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst         5943586352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data        15256117963                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher   9578959655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.l2cache.prefetcher    953662997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total           31732326966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 336                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            335                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          673                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total          673                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     673                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                336                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      336    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  336                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              156167                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy             577691                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            336                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp                413                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              442                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                15                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               15                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           413                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port         1298                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               0                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples               428                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                     428    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total                 428                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   1275087000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy             436001                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy            642000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           870                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000026                       # Number of seconds simulated (Second)
simTicks                                     25709000                       # Number of ticks simulated (Tick)
finalTick                                  1275093000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.04                       # Real time elapsed on the host (Second)
hostTickRate                                 24827020                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17340404                       # Number of bytes of host memory used (Byte)
simInsts                                      2148864                       # Number of instructions simulated (Count)
simOps                                        3725577                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2074976                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3597454                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::mean                 25715000                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::gmean            25715000.000000                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::0-2.09715e+06               0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.09715e+06-4.1943e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.1943e+06-6.29146e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::6.29146e+06-8.38861e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::8.38861e+06-1.04858e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.04858e+07-1.25829e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.25829e+07-1.46801e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.46801e+07-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.67772e+07-1.88744e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.88744e+07-2.09715e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.09715e+07-2.30687e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.30687e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.51658e+07-2.7263e+07            1    100.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0 (Unspecified)
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu.numCycles                            51418                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.942796                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.253627                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    1                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           36145                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      146                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          32333                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    209                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11567                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             19574                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  33                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               26633                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.214020                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.877581                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     16344     61.37%     61.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2412      9.06%     70.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1809      6.79%     77.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1775      6.66%     83.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      2034      7.64%     91.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1306      4.90%     96.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       505      1.90%     98.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       302      1.13%     99.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       146      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 26633                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1432     80.40%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     80.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    52      2.92%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.11%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     83.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    156      8.76%     92.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    97      5.45%     97.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                28      1.57%     99.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               14      0.79%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1124      3.48%      3.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         22050     68.20%     71.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           41      0.13%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           124      0.38%     72.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          182      0.56%     72.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          124      0.38%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.08%     73.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          107      0.33%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           67      0.21%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           82      0.25%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           17      0.05%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          300      0.93%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.01%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4895     15.14%     90.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2015      6.23%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          739      2.29%     98.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          436      1.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          32333                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.628826                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1781                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.055083                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    88991                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   45289                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           29200                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4297                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2585                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2066                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       30794                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2196                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       437                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             220                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           24785                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           6129                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          448                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          123                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            8      0.21%      0.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           249      6.50%      6.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          258      6.74%     13.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           29      0.76%     14.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         2410     62.96%     77.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          281      7.34%     84.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     84.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          593     15.49%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           3828                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            7      0.39%      0.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           99      5.56%      5.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          129      7.24%     13.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            6      0.34%     13.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          860     48.29%     61.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          170      9.55%     71.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     71.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          510     28.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          1781                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           69     16.63%     17.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           16      3.86%     20.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          189     45.54%     66.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           69     16.63%     83.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70     16.87%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          415                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          150      7.35%      7.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          127      6.23%     13.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           23      1.13%     14.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         1550     75.98%     90.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          111      5.44%     96.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           78      3.82%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         2040                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.30%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           48     14.50%     14.80% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           16      4.83%     19.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          167     50.45%     70.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           37     11.18%     81.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           62     18.73%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          331                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         2311     60.37%     60.37% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         1237     32.31%     92.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          249      6.50%     99.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           31      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         3828                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          358     88.40%     88.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           42     10.37%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            5      1.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          405                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              2418                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         1105                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               415                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            179                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          369                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            46                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 3828                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  281                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1584                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.413793                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             241                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             622                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 31                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              591                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            8      0.21%      0.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          249      6.50%      6.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          258      6.74%     13.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           29      0.76%     14.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         2410     62.96%     77.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          281      7.34%     84.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     84.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          593     15.49%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         3828                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            2      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          249     11.10%     11.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          109      4.86%     16.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           29      1.29%     17.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         1159     51.65%     68.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          103      4.59%     73.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     73.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          593     26.43%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          2244                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           69     24.56%     24.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          143     50.89%     75.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           69     24.56%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          281                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           69     24.56%     24.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          143     50.89%     75.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           69     24.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          281                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          622                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           31                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          591                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           86                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          708                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  386                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    384                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                234                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    150                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 150                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           11424                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             113                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               450                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        24767                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.996689                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.021284                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           17516     70.72%     70.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2131      8.60%     79.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1013      4.09%     83.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1527      6.17%     89.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             611      2.47%     92.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             574      2.32%     94.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             180      0.73%     95.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             167      0.67%     95.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1048      4.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        24767                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          28                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          229      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        17193     69.65%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.13%     70.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          108      0.44%     71.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          175      0.71%     71.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.45%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           24      0.10%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           64      0.26%     72.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           60      0.24%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           73      0.30%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.03%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         3676     14.89%     89.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1543      6.25%     95.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          695      2.82%     98.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        24685                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1048                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                13041                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  24685                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          13041                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            24685                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.942796                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.253627                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               6303                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1919                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             23768                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             4371                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            1932                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          229      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        17193     69.65%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           33      0.13%     70.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          108      0.44%     71.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          175      0.71%     71.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          112      0.45%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           24      0.10%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           64      0.26%     72.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           60      0.24%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           73      0.30%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.03%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         3676     14.89%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         1543      6.25%     95.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          695      2.82%     98.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        24685                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         2040                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         1788                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          251                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         1550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          489                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          150                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          150                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits_0::cpu.data           93                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_0::total              93                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_0::cpu.data           93                       # number of overall hits (Count)
system.cpu.dcache.overallHits_0::total             93                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_0::cpu.data            6                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_0::total             6                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_0::cpu.data            6                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_0::total            6                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_0::cpu.data        54500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_0::total        54500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::cpu.data        54500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::total        54500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_0::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_0::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_0::cpu.data     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_0::total     0.060606                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_0::cpu.data     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_0::total     0.060606                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_0::cpu.data  9083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_0::total  9083.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::cpu.data  9083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::total  9083.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_0::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_0::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_0::cpu.data            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_0::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::cpu.data            5                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::total            5                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_0::cpu.data        46000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_0::total        46000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::cpu.data        46000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::total        46000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_0::cpu.data     0.050505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_0::total     0.050505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::cpu.data     0.050505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::total     0.050505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_0::cpu.data         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_0::total         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::cpu.data         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::total         9200                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_1::cpu.data           92                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_1::total              92                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_1::cpu.data           92                       # number of overall hits (Count)
system.cpu.dcache.overallHits_1::total             92                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_1::cpu.data            7                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_1::total             7                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_1::cpu.data            7                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_1::total            7                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_1::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_1::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::total        69000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_1::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_1::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_1::cpu.data     0.070707                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_1::total     0.070707                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_1::cpu.data     0.070707                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_1::total     0.070707                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_1::cpu.data  9857.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_1::total  9857.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::cpu.data  9857.142857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::total  9857.142857                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_1::cpu.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_1::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::cpu.data            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::total            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_1::cpu.data        65500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_1::total        65500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::cpu.data        65500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::total        65500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_1::cpu.data     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_1::total     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::cpu.data     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::total     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_1::cpu.data  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_1::total  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::cpu.data  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::total  9357.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_2::cpu.data           87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_2::total              87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_2::cpu.data           87                       # number of overall hits (Count)
system.cpu.dcache.overallHits_2::total             87                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_2::cpu.data           12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_2::total            12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_2::cpu.data           12                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_2::total           12                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_2::cpu.data       118500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_2::total       118500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::cpu.data       118500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::total       118500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_2::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_2::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_2::cpu.data     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_2::total     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_2::cpu.data     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_2::total     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_2::cpu.data         9875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_2::total         9875                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::cpu.data         9875                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::total         9875                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_2::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_2::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_2::cpu.data           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_2::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::cpu.data           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::total           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_2::cpu.data       108500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_2::total       108500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::cpu.data       108500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::total       108500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_2::cpu.data     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_2::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::cpu.data     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_2::cpu.data  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_2::total  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::cpu.data  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::total  9863.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_3::cpu.data           95                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_3::total              95                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_3::cpu.data           95                       # number of overall hits (Count)
system.cpu.dcache.overallHits_3::total             95                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_3::cpu.data            4                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_3::total             4                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_3::cpu.data            4                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_3::total            4                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_3::cpu.data        44000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_3::total        44000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::cpu.data        44000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::total        44000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_3::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_3::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_3::cpu.data     0.040404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_3::total     0.040404                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_3::cpu.data     0.040404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_3::total     0.040404                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_3::cpu.data        11000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_3::total        11000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::cpu.data        11000                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::total        11000                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_3::cpu.data            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_3::total            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::cpu.data            4                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::total            4                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_3::cpu.data        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_3::total        42000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::cpu.data        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::total        42000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_3::cpu.data     0.040404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_3::total     0.040404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::cpu.data     0.040404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::total     0.040404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_3::cpu.data        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_3::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::cpu.data        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::total        10500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_4::cpu.data           84                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_4::total              84                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_4::cpu.data           84                       # number of overall hits (Count)
system.cpu.dcache.overallHits_4::total             84                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_4::cpu.data           15                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_4::total            15                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_4::cpu.data           15                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_4::total           15                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_4::cpu.data       109500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_4::total       109500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::cpu.data       109500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::total       109500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_4::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_4::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_4::cpu.data     0.151515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_4::total     0.151515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_4::cpu.data     0.151515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_4::total     0.151515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_4::cpu.data         7300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_4::total         7300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::cpu.data         7300                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::total         7300                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_4::cpu.data            9                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_4::total            9                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::cpu.data            9                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::total            9                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_4::cpu.data            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_4::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::cpu.data            6                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::total            6                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_4::cpu.data        54000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_4::total        54000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::cpu.data        54000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::total        54000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_4::cpu.data     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_4::total     0.060606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::cpu.data     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::total     0.060606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_4::cpu.data         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_4::total         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::cpu.data         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::total         9000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_T::cpu.data         6742                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_T::total            6742                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_T::cpu.data         6742                       # number of overall hits (Count)
system.cpu.dcache.overallHits_T::total           6742                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_T::cpu.data          363                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_T::total           363                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_T::cpu.data          363                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_T::total          363                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_T::cpu.data     12842000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_T::total     12842000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::cpu.data     12842000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::total     12842000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_T::cpu.data         7105                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_T::total         7105                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::cpu.data         7105                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::total         7105                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_T::cpu.data     0.051091                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_T::total     0.051091                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_T::cpu.data     0.051091                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_T::total     0.051091                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_T::cpu.data 35377.410468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_T::total 35377.410468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::cpu.data 35377.410468                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::total 35377.410468                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.writebacks_T::writebacks            2                       # number of writebacks (Count)
system.cpu.dcache.writebacks_T::total               2                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits_T::cpu.data          173                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_T::total          173                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::cpu.data          173                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::total          173                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_T::cpu.data          190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_T::total          190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.data          190                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.dcache.prefetcher           50                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::total          240                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_T::cpu.data      6086500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_T::total      6086500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.data      6086500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.dcache.prefetcher      2333958                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::total      8420458                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_T::cpu.data     0.026742                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_T::total     0.026742                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.data     0.026742                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::total     0.033779                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_T::cpu.data 32034.210526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_T::total 32034.210526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.data 32034.210526                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 46679.160000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::total 35085.241667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements_T                  239                       # number of replacements (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::cpu.dcache.prefetcher           50                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::total           50                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::cpu.dcache.prefetcher      2333958                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::total      2333958                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 46679.160000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::total 46679.160000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.hits::cpu.data           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.hits::total           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::cpu.data           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::total           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::cpu.data        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::total        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq_T.hits::cpu.data           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.hits::total           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::cpu.data           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::total           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.hits::cpu.data           93                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.hits::total            93                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.misses::cpu.data            6                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.misses::total            6                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.missLatency::cpu.data        54500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.missLatency::total        54500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.accesses::cpu.data           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.accesses::total           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.missRate::cpu.data     0.060606                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.missRate::total     0.060606                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMissLatency::cpu.data  9083.333333                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMissLatency::total  9083.333333                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.mshrHits::cpu.data            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrHits::total            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::cpu.data            5                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::total            5                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMissLatency::cpu.data        46000                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissLatency::total        46000                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissRate::cpu.data     0.050505                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.mshrMissRate::total     0.050505                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::cpu.data         9200                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::total         9200                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.hits::cpu.data           92                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.hits::total            92                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.misses::cpu.data            7                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.misses::total            7                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.missLatency::cpu.data        69000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.missLatency::total        69000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.accesses::cpu.data           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.accesses::total           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.missRate::cpu.data     0.070707                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.missRate::total     0.070707                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMissLatency::cpu.data  9857.142857                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMissLatency::total  9857.142857                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.mshrMisses::cpu.data            7                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMisses::total            7                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMissLatency::cpu.data        65500                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissLatency::total        65500                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissRate::cpu.data     0.070707                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.mshrMissRate::total     0.070707                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::cpu.data  9357.142857                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::total  9357.142857                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.hits::cpu.data           87                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.hits::total            87                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.misses::cpu.data           12                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.misses::total           12                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.missLatency::cpu.data       118500                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.missLatency::total       118500                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.accesses::cpu.data           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.accesses::total           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.missRate::cpu.data     0.121212                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.missRate::total     0.121212                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMissLatency::cpu.data         9875                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMissLatency::total         9875                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.mshrHits::cpu.data            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrHits::total            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::cpu.data           11                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::total           11                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMissLatency::cpu.data       108500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissLatency::total       108500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::cpu.data  9863.636364                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::total  9863.636364                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.hits::cpu.data           95                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.hits::total            95                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.misses::cpu.data            4                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.misses::total            4                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.missLatency::cpu.data        44000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.missLatency::total        44000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.accesses::cpu.data           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.accesses::total           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.missRate::cpu.data     0.040404                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.missRate::total     0.040404                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMissLatency::cpu.data        11000                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMissLatency::total        11000                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.mshrMisses::cpu.data            4                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMisses::total            4                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMissLatency::cpu.data        42000                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissLatency::total        42000                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissRate::cpu.data     0.040404                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.mshrMissRate::total     0.040404                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::cpu.data        10500                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::total        10500                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.hits::cpu.data           84                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.hits::total            84                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.misses::cpu.data           15                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.misses::total           15                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.missLatency::cpu.data       109500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.missLatency::total       109500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.accesses::cpu.data           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.accesses::total           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.missRate::cpu.data     0.151515                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.missRate::total     0.151515                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMissLatency::cpu.data         7300                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMissLatency::total         7300                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.mshrHits::cpu.data            9                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrHits::total            9                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::cpu.data            6                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::total            6                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMissLatency::cpu.data        54000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissLatency::total        54000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissRate::cpu.data     0.060606                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.mshrMissRate::total     0.060606                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::cpu.data         9000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::total         9000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.hits::cpu.data         4850                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.hits::total          4850                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.misses::cpu.data          336                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.misses::total          336                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.missLatency::cpu.data     12091500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.missLatency::total     12091500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.accesses::cpu.data         5186                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.accesses::total         5186                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.missRate::cpu.data     0.064790                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.missRate::total     0.064790                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMissLatency::cpu.data 35986.607143                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMissLatency::total 35986.607143                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.mshrHits::cpu.data          173                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrHits::total          173                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::cpu.data          163                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::total          163                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMissLatency::cpu.data      5349500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissLatency::total      5349500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissRate::cpu.data     0.031431                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.mshrMissRate::total     0.031431                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::cpu.data 32819.018405                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::total 32819.018405                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.hits::cpu.data         1892                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.hits::total         1892                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.misses::cpu.data           27                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.misses::total           27                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.missLatency::cpu.data       750500                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.missLatency::total       750500                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.accesses::cpu.data         1919                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.accesses::total         1919                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.missRate::cpu.data     0.014070                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.missRate::total     0.014070                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMissLatency::cpu.data 27796.296296                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMissLatency::total 27796.296296                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.mshrMisses::cpu.data           27                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMisses::total           27                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMissLatency::cpu.data       737000                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissLatency::total       737000                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissRate::cpu.data     0.014070                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.mshrMissRate::total     0.014070                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::cpu.data 27296.296296                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::total 27296.296296                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          190                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             148                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              32                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful               7                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.047297                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.035533                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           16                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           82                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                98                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          260                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           86                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                49240                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                751                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              65.565912                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   418.763896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    93.236104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.817898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.182102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           90                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          422                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          290                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.175781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              57303                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             57303                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    10427                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 10004                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4523                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1189                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    490                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1305                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   139                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  38562                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   609                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts               31895                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             2467                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            5531                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           2403                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.620308                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          12665                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          9656                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2123                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1471                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         38773                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        22739                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              7934                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        14053                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           63                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               1517                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         14531                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1256                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1248                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2518                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   248                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              26633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.583299                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.974493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    19971     74.99%     74.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      251      0.94%     75.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      569      2.14%     78.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      272      1.02%     79.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      573      2.15%     81.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      376      1.41%     82.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      381      1.43%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      415      1.56%     85.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     3825     14.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                26633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 22388                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.435412                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               3828                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.074449                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        10042                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits_T::cpu.inst         2050                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits_T::total            2050                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits_T::cpu.inst         2050                       # number of overall hits (Count)
system.cpu.icache.overallHits_T::total           2050                       # number of overall hits (Count)
system.cpu.icache.demandMisses_T::cpu.inst          468                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses_T::total           468                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses_T::cpu.inst          468                       # number of overall misses (Count)
system.cpu.icache.overallMisses_T::total          468                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency_T::cpu.inst     29864500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency_T::total     29864500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::cpu.inst     29864500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::total     29864500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses_T::cpu.inst         2518                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses_T::total         2518                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::cpu.inst         2518                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::total         2518                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate_T::cpu.inst     0.185862                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate_T::total     0.185862                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate_T::cpu.inst     0.185862                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate_T::total     0.185862                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency_T::cpu.inst 63813.034188                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency_T::total 63813.034188                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::cpu.inst 63813.034188                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::total 63813.034188                       # average overall miss latency ((Tick/Count))
system.cpu.icache.writebacks_T::writebacks          383                       # number of writebacks (Count)
system.cpu.icache.writebacks_T::total             383                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits_T::cpu.inst           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits_T::total           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::cpu.inst           84                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::total           84                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses_T::cpu.inst          384                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses_T::total          384                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::cpu.inst          384                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::total          384                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency_T::cpu.inst     24036000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency_T::total     24036000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::cpu.inst     24036000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::total     24036000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate_T::cpu.inst     0.152502                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate_T::total     0.152502                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::cpu.inst     0.152502                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::total     0.152502                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency_T::cpu.inst 62593.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency_T::total 62593.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::cpu.inst 62593.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::total 62593.750000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements_T                  383                       # number of replacements (Count)
system.cpu.icache.ReadReq_T.hits::cpu.inst         2050                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.hits::total          2050                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.misses::cpu.inst          468                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.misses::total          468                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.missLatency::cpu.inst     29864500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.missLatency::total     29864500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.accesses::cpu.inst         2518                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.accesses::total         2518                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.missRate::cpu.inst     0.185862                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.missRate::total     0.185862                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMissLatency::cpu.inst 63813.034188                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMissLatency::total 63813.034188                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.mshrHits::cpu.inst           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrHits::total           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrMisses::cpu.inst          384                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMisses::total          384                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMissLatency::cpu.inst     24036000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissLatency::total     24036000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissRate::cpu.inst     0.152502                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.mshrMissRate::total     0.152502                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMshrMissLatency::cpu.inst 62593.750000                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMshrMissLatency::total 62593.750000                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          384                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               141609                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                895                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             158.222346                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          167                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          287                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              20527                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             20527                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       490                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4405                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      162                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  36291                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   19                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     6129                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2707                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    99                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        42                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       93                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             53                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          485                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  538                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    31547                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   31266                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     22239                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     37856                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.608075                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.587463                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits_0::cpu.data            5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_0::total              5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_0::cpu.data            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_0::total             5                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_0::cpu.data            5                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_0::total            5                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::cpu.data            5                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::total            5                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_1::cpu.data            7                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_1::total              7                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_1::cpu.data            7                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_1::total             7                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_1::cpu.data            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_1::total            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::cpu.data            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::total            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_2::cpu.data           11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_2::total             11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_2::cpu.data           11                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_2::total            11                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_2::cpu.data           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_2::total           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::cpu.data           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::total           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_3::cpu.data            4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_3::total              4                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_3::cpu.data            4                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_3::total             4                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_3::cpu.data            4                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_3::total            4                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::cpu.data            4                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::total            4                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_4::cpu.data            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_4::total              6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_4::cpu.data            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_4::total             6                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_4::cpu.data            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_4::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::cpu.data            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_T::cpu.inst           97                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.data          103                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.dcache.prefetcher           12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::total            212                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_T::cpu.inst           97                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.data          103                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.dcache.prefetcher           12                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::total           212                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_T::cpu.inst          287                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.data           86                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.dcache.prefetcher           38                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::total          411                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.inst          287                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.data           86                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.dcache.prefetcher           38                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::total          411                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_T::cpu.inst     22794000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.data      4901500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.dcache.prefetcher      2199497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::total     29894997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.inst     22794000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.data      4901500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.dcache.prefetcher      2199497                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::total     29894997                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_T::cpu.inst          384                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.data          189                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.dcache.prefetcher           50                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::total          623                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.inst          384                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.data          189                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.dcache.prefetcher           50                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::total          623                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_T::cpu.inst     0.747396                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.data     0.455026                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.dcache.prefetcher     0.760000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::total     0.659711                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.inst     0.747396                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.data     0.455026                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.dcache.prefetcher     0.760000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::total     0.659711                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_T::cpu.inst 79421.602787                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.data 56994.186047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.dcache.prefetcher 57881.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::total 72737.218978                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.inst 79421.602787                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.data 56994.186047                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.dcache.prefetcher 57881.500000                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::total 72737.218978                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrHits_T::cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits_T::total            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits_T::cpu.dcache.prefetcher            2                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits_T::total            2                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.inst          287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.data           86                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::total          409                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.inst          287                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.data           86                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.dcache.prefetcher           36                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.l2cache.prefetcher           19                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::total          428                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.inst     21072000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.data      4385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.dcache.prefetcher      1822997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::total     27280497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.inst     21072000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.data      4385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.dcache.prefetcher      1822997                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.l2cache.prefetcher       883480                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::total     28163977                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_T::cpu.inst     0.747396                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.data     0.455026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.dcache.prefetcher     0.720000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::total     0.656501                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.inst     0.747396                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.data     0.455026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.dcache.prefetcher     0.720000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::total     0.686998                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.inst 73421.602787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.data 50994.186047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 50638.805556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::total 66700.481663                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.inst 73421.602787                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.data 50994.186047                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 50638.805556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 46498.947368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::total 65803.684579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements_T                 451                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::writebacks            8                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::total            8                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMisses::cpu.l2cache.prefetcher           19                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMisses::total           19                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::cpu.l2cache.prefetcher       883480                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::total       883480                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 46498.947368                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::total 46498.947368                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.hits::cpu.inst           97                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.hits::total           97                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::cpu.inst          287                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::total          287                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.missLatency::cpu.inst     22794000                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.missLatency::total     22794000                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.accesses::cpu.inst          384                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.accesses::total          384                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.missRate::cpu.inst     0.747396                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.missRate::total     0.747396                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::cpu.inst 79421.602787                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::total 79421.602787                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::cpu.inst          287                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::total          287                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::cpu.inst     21072000                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::total     21072000                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::cpu.inst     0.747396                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::total     0.747396                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::cpu.inst 73421.602787                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::total 73421.602787                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.hits::cpu.data           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.hits::total           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.misses::cpu.data           15                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.misses::total           15                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.missLatency::cpu.data       583000                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.missLatency::total       583000                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.accesses::cpu.data           27                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.accesses::total           27                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.missRate::cpu.data     0.555556                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.missRate::total     0.555556                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMissLatency::cpu.data 38866.666667                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMissLatency::total 38866.666667                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.mshrMisses::cpu.data           15                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMisses::total           15                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::cpu.data       493000                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::total       493000                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::cpu.data     0.555556                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::total     0.555556                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::cpu.data 32866.666667                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::total 32866.666667                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.hits::cpu.data            5                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.hits::total            5                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::cpu.data            5                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::total            5                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::cpu.data            7                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::total            7                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::cpu.data            7                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::total            7                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::cpu.data           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::total           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::cpu.data           11                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::total           11                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::cpu.data            4                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::total            4                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::cpu.data            4                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::total            4                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::cpu.data            6                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::total            6                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::cpu.data            6                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::total            6                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.data           91                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.dcache.prefetcher           12                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::total          103                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.data           71                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.dcache.prefetcher           38                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::total          109                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.data      4318500                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      2199497                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::total      6517997                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.data          162                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           50                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::total          212                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.data     0.438272                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.760000                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::total     0.514151                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.data 60823.943662                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 57881.500000                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::total 59798.137615                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.mshrHits::cpu.dcache.prefetcher            2                       # number of ReadSharedReq_T MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrHits::total            2                       # number of ReadSharedReq_T MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.data           71                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           36                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::total          107                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.data      3892500                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher      1822997                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::total      5715497                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.data     0.438272                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.720000                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::total     0.504717                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.data 54823.943662                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 50638.805556                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::total 53415.859813                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackClean_T.hits::writebacks          381                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.hits::total          381                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.accesses::writebacks          381                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean_T.accesses::total          381                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.hits::writebacks            2                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.hits::total            2                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::writebacks            2                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::total            2                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses          409                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued             27                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused             10                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache            6                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR            2                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate                8                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified           51                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand            5                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage           13                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse                4096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               14052                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              4547                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              3.090389                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   392.072601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst  1167.130757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1588.730520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   844.909038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   103.157085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.095721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.284944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.387874                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.206277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.025185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          903                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         3193                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          200                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2          670                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1162                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         1801                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.220459                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.779541                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              5419                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             5419                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.loadToUse_0::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::mean            5.898990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::stdev           3.618250                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::0-9                   93     93.94%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::10-19                  1      1.01%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::20-29                  5      5.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::max_value             22                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::mean            6.919192                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::stdev           3.996623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::0-9                   92     92.93%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::20-29                  7      7.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::max_value             26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::mean            7.707071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::stdev           5.332328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::0-9                   87     87.88%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::10-19                  1      1.01%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::20-29                 11     11.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::max_value             29                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::mean            6.484848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::stdev           3.603750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::0-9                   95     95.96%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::20-29                  4      4.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::max_value             26                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::mean            6.656566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::stdev           4.259830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::10-19                  7      7.07%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::20-29                  6      6.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::max_value             20                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.forwLoads_T                       320                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads_T                  1753                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses_T                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation_T                17                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores_T                  772                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads_T                  3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.loadToUse_T::samples             4371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::mean            9.354610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::stdev          25.635137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::0-9                 4130     94.49%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::10-19                 14      0.32%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::20-29                 89      2.04%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::40-49                  1      0.02%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::50-59                  1      0.02%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::60-69                  7      0.16%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::70-79                 57      1.30%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::80-89                 10      0.23%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::110-119                1      0.02%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::120-129                3      0.07%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::130-139                1      0.02%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::140-149                1      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::150-159               10      0.23%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::160-169                1      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::180-189               19      0.43%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::190-199                5      0.11%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::200-209               20      0.46%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::overflows              1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::max_value            800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::total               4371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    5533                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2404                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        57                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    2707                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       215                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    490                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    11051                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4983                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1114                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      5038                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3957                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  37659                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   153                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1257                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    926                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1424                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               60878                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      120569                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    47999                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2464                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 42108                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18735                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      67                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  67                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      5906                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            59477                       # The number of ROB reads (Count)
system.cpu.rob.writes                           74172                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    13041                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      24685                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp            595                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean          383                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          688                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::HardPFReq            33                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            27                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           27                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          384                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          212                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1150                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port          717                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total               1867                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        49024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        15424                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               64448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         484                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples          1107                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.017164                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.129939                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0                1088     98.28%     98.28% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                  19      1.72%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total            1107                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy        1007997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        574500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy        358500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests         1245                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          621                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           17                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits_T::cpu.inst                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.data                   55                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.dcache.prefetcher           23                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.l2cache.prefetcher           11                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::total                      91                       # number of demand (read+write) hits (Count)
system.l3.overallHits_T::cpu.inst                   2                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.data                  55                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.dcache.prefetcher           23                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.l2cache.prefetcher           11                       # number of overall hits (Count)
system.l3.overallHits_T::total                     91                       # number of overall hits (Count)
system.l3.demandMisses_T::cpu.inst                285                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.data                 31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.dcache.prefetcher           13                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.l2cache.prefetcher            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::total                   337                       # number of demand (read+write) misses (Count)
system.l3.overallMisses_T::cpu.inst               285                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.data                31                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.dcache.prefetcher           13                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.l2cache.prefetcher            8                       # number of overall misses (Count)
system.l3.overallMisses_T::total                  337                       # number of overall misses (Count)
system.l3.demandMissLatency_T::cpu.inst      19020000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.data       2593500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.dcache.prefetcher      1016003                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.l2cache.prefetcher       616000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::total         23245503                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.inst     19020000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.data      2593500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.dcache.prefetcher      1016003                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.l2cache.prefetcher       616000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::total        23245503                       # number of overall miss ticks (Tick)
system.l3.demandAccesses_T::cpu.inst              287                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.data               86                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.dcache.prefetcher           36                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.l2cache.prefetcher           19                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::total                 428                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.inst             287                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.data              86                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.dcache.prefetcher           36                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.l2cache.prefetcher           19                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::total                428                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate_T::cpu.inst         0.993031                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.data         0.360465                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.dcache.prefetcher     0.361111                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.l2cache.prefetcher     0.421053                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::total            0.787383                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate_T::cpu.inst        0.993031                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.data        0.360465                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.dcache.prefetcher     0.361111                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.l2cache.prefetcher     0.421053                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::total           0.787383                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency_T::cpu.inst 66736.842105                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.data 83661.290323                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.dcache.prefetcher 78154.076923                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.l2cache.prefetcher        77000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::total  68977.753709                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.inst 66736.842105                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.data 83661.290323                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.dcache.prefetcher 78154.076923                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.l2cache.prefetcher        77000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::total 68977.753709                       # average overall miss latency ((Tick/Count))
system.l3.demandMshrMisses_T::cpu.inst            285                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.data             31                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.l2cache.prefetcher            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::total               337                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.inst           285                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.data            31                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.dcache.prefetcher           13                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.l2cache.prefetcher            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::total              337                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency_T::cpu.inst     12962864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.data      1934928                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.dcache.prefetcher       740240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.l2cache.prefetcher       445357                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::total     16083389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.inst     12962864                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.data      1934928                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.dcache.prefetcher       740240                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.l2cache.prefetcher       445357                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::total     16083389                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate_T::cpu.inst     0.993031                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.data     0.360465                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.dcache.prefetcher     0.361111                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.l2cache.prefetcher     0.421053                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::total        0.787383                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.inst     0.993031                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.data     0.360465                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.dcache.prefetcher     0.361111                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.l2cache.prefetcher     0.421053                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::total       0.787383                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency_T::cpu.inst 45483.733333                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.data 62417.032258                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 56941.538462                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.l2cache.prefetcher 55669.625000                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::total 47725.189911                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.inst 45483.733333                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.data 62417.032258                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 56941.538462                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 55669.625000                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::total 47725.189911                       # average overall mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.hits::cpu.data               14                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.hits::total                  14                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.misses::cpu.data              1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.misses::total                 1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.missLatency::cpu.data        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.missLatency::total        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.accesses::cpu.data           15                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.accesses::total              15                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.missRate::cpu.data     0.066667                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.missRate::total        0.066667                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMissLatency::cpu.data        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMissLatency::total        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.mshrMisses::cpu.data            1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMisses::total             1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMissLatency::cpu.data        65231                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissLatency::total        65231                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissRate::cpu.data     0.066667                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.mshrMissRate::total     0.066667                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMshrMissLatency::cpu.data        65231                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMshrMissLatency::total        65231                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.hits::cpu.inst            2                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.data           41                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.dcache.prefetcher           23                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.l2cache.prefetcher           11                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::total              77                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.misses::cpu.inst          285                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.data           30                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.dcache.prefetcher           13                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.l2cache.prefetcher            8                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::total           336                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.missLatency::cpu.inst     19020000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.data      2507000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      1016003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.l2cache.prefetcher       616000                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::total     23159003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.accesses::cpu.inst          287                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.data           71                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           36                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.l2cache.prefetcher           19                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::total          413                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.missRate::cpu.inst     0.993031                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.data     0.422535                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.361111                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.l2cache.prefetcher     0.421053                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::total     0.813559                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMissLatency::cpu.inst 66736.842105                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.data 83566.666667                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 78154.076923                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.l2cache.prefetcher        77000                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::total 68925.604167                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.mshrMisses::cpu.inst          285                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.data           30                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           13                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.l2cache.prefetcher            8                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::total          336                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.inst     12962864                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.data      1869697                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher       740240                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.l2cache.prefetcher       445357                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::total     16018158                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.inst     0.993031                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.data     0.422535                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.361111                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.l2cache.prefetcher     0.421053                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::total     0.813559                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.inst 45483.733333                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.data 62323.233333                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 56941.538462                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 55669.625000                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::total 47673.089286                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 12573.339464                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        24893                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      12744                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.953311                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst      2245.137570                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      6110.162981                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.dcache.prefetcher  3840.395203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.l2cache.prefetcher   377.643710                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.017129                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.046617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.dcache.prefetcher     0.029300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.l2cache.prefetcher     0.002881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.095927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022           4230                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024           8514                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                    9                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                  104                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                 2414                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                 1703                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  116                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  926                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4343                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 3129                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.032272                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.064957                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      14257                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     14257                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           152768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           392128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher       246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.l2cache.prefetcher        24512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              815616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       152768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          152768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              6127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher         3847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.l2cache.prefetcher          383                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                12744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst          5942199230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data         15252557470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher   9576724104                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.l2cache.prefetcher    953440429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total            31724921234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst      5942199230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total         5942199230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst         5942199230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data        15252557470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher   9576724104                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.l2cache.prefetcher    953440429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total           31724921234                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 336                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            336                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          674                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total          674                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     674                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    21568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                337                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      337    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  337                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              156612                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy             577691                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            337                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp                413                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              442                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                15                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               15                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           413                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port         1298                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               0                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples               428                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                     428    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total                 428                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   1275093000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy             436001                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy            642000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           870                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
