// Seed: 2624190929
module module_0 #(
    parameter id_14 = 32'd42
) (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4
);
  assign id_0 = id_3;
  wire id_6;
  wire id_7;
  wire id_8;
  parameter id_9 = 1 - -1;
  supply1 id_10;
  assign id_7 = id_7;
  reg id_11;
  ;
  assign id_10 = 1;
  logic id_12 = id_7;
  always id_11 = id_10;
  struct packed {logic id_13;} _id_14;
  ;
  wire id_15;
  wire [-1 : id_14] id_16;
  assign id_10 = 1;
  assign id_11 = id_7.id_15;
  assign id_12 = "" - id_7;
  localparam id_17 = 1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_13 = 32'd66,
    parameter id_3  = 32'd25
) (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input wor _id_3,
    output supply1 id_4
    , id_20,
    input uwire id_5,
    input tri1 id_6
    , id_21,
    input wire id_7,
    output tri id_8,
    input supply1 id_9,
    inout tri0 id_10,
    input uwire _id_11,
    input supply0 id_12,
    input wand _id_13[id_3 : id_11],
    input uwire id_14,
    input wand id_15,
    input wand id_16,
    input tri id_17,
    input wand id_18
);
  assign id_10 = 1;
  wire [-1  -  id_13 : 1 'b0 &  -1 'b0] id_22;
  wire id_23;
  assign id_8 = 1;
  assign id_8 = id_1 == id_21;
  assign #1 id_10 = id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_15,
      id_4
  );
  assign modCall_1.id_1 = 0;
  final id_20 = id_1;
endmodule
