.svlangserver
transcript
.bender
.venv
cheshire
idma

# EMACS

*undo-tree~
*~
*#

# HW

hw/regs/pcr.md

# SW

*.elf
*.dump
*.memh
__pycache__
*.o
*.a

# UTILS

utils/verible-verilog

# SIM

target/sim/vsim/work
target/sim/vsim/transcript
target/sim/vsim/trace*
modelsim.ini
compile.tcl
logs
vsim.wlf
*.transcript
